TMP32C6411ZLZ datasheet(94/119 Pages) TI

94 / 119 page

TMS320C6411

FIXEDPOINT DIGITAL SIGNAL PROCESSOR

SPRS196H − MARCH 2002 − REVISED JULY 2004

POST OFFICE BOX 1443

• HOUSTON, TEXAS 77251−1443

HOST-PORT INTERFACE (HPI) TIMING

timing requirements for host-port interface cycles†‡ (see Figure 39 through Figure 46)

NO.

−300

UNIT

NO.

MIN

MAX

UNIT

tsu(SELV-HSTBL)

Setup time, select signals§ valid before HSTROBE low

th(HSTBL-SELV)

Hold time, select signals§ valid after HSTROBE low

2.4

tw(HSTBL)

Pulse duration, HSTROBE low

4P¶

tw(HSTBH)

Pulse duration, HSTROBE high between consecutive accesses

tsu(SELV-HASL)

Setup time, select signals§ valid before HAS low

th(HASL-SELV)

Hold time, select signals§ valid after HAS low

tsu(HDV-HSTBH)

Setup time, host data valid before HSTROBE high

th(HSTBH-HDV)

Hold time, host data valid after HSTROBE high

2.8

th(HRDYL-HSTBL)

Hold time, HSTROBE low after HRDY low. HSTROBE should not be

inactivated until HRDY is active (low); otherwise, HPI writes will not complete

properly.

tsu(HASL-HSTBL)

Setup time, HAS low before HSTROBE low

th(HSTBL-HASL)

Hold time, HAS low after HSTROBE low

2.1

† HSTROBE refers to the following logical operation on HCS, HDS1, and HDS2: [NOT(HDS1 XOR HDS2)] OR HCS.

‡ P = 1/CPU clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.33 ns.

§ Select signals include: HCNTL[1:0] and HR/W. For HPI16 mode only, select signals also include HHWIL.

¶ Select the parameter value of 4P or 12.5 ns, whichever is greater.

switching characteristics over recommended operating conditions during host-port interface

cycles†‡ (see Figure 39 through Figure 46)

NO.

PARAMETER

−300

UNIT

NO.

PARAMETER

MIN

MAX

UNIT

td(HSTBL-HRDYH)

Delay time, HSTROBE low to HRDY high#

1.3

4P+8

td(HSTBL-HDLZ)

Delay time, HSTROBE low to HD low impedance for an HPI read

td(HDV-HRDYL)

Delay time, HD valid to HRDY low

−3

toh(HSTBH-HDV)

Output hold time, HD valid after HSTROBE high

1.5

td(HSTBH-HDHZ)

Delay time, HSTROBE high to HD high impedance

td(HSTBL-HDV)

Delay time, HSTROBE low to HD valid (HPI16 mode, 2nd half-word only)

4P+8

† HSTROBE refers to the following logical operation on HCS, HDS1, and HDS2: [NOT(HDS1 XOR HDS2)] OR HCS.

‡ P = 1/CPU clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.33 ns.

# This parameter is used during HPID reads and writes. For reads, at the beginning of a word transfer (HPI32) or the first half-word transfer (HPI16)

on the falling edge of HSTROBE, the HPI sends the request to the EDMA internal address generation hardware, and HRDY remains high until

the EDMA internal address generation hardware loads the requested data into HPID. For writes, HRDY goes high if the internal write buffer is

full.

TMP32C6411ZLZ Datasheet(PDF) 94 Page - Texas Instruments

TMP32C6411ZLZ Datasheet(HTML) 94 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL