| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
AD9910/PCBZ Datasheet(PDF) 54 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9910/PCBZ Datasheet(HTML) 54 Page - Analog Devices |
|
54 / 60 page ![]() AD9910 Rev. 0 | Page 54 of 60 Bit(s) Descriptor Explanation 0 = normal operation of the DRG accumulator (default). 12 Clear Digital Ramp Accumulator 1 = asynchronous, static reset of the DRG accumulator. The ramp accumulator remains reset as long as this bit remains set. This bit is synchronized with either an I/O update or a profile change and the next rising edge of SYNC_CLK. 11 Clear Phase Accumulator 0 = normal operation of the DDS phase accumulator (default). 1 = asynchronous, static reset of the DDS phase accumulator. 10 Load ARR @ I/O Update Ineffective unless Bits<9:8> = 112. 0 = normal operation of the OSK amplitude ramp rate timer (default). 1 = OSK amplitude ramp rate timer reloaded anytime I/O_UPDATE is asserted or a profile change occurs. 9 OSK Enable The Output Shift Keying Enable bit. 0 = OSK disabled (default). 1 = OSK enabled. 8 Select Auto OSK Ineffective unless Bit 9 = 1. 0 = manual OSK enabled (default). 1 = automatic OSK enabled. 7 Digital Power-Down This bit is effective without the need for an I/O update. 0 = clock signals to the digital core are active (default). 1 = clock signals to the digital core are disabled. 6 DAC Power-Down 0 = DAC clock signals and bias circuits are active (default). 1 = DAC clock signals and bias circuits are disabled. 5 REFCLK Input Power-Down This bit is effective without the need for an I/O update. 0 = REFCLK input circuits and PLL are active (default). 1 = REFCLK input circuits and PLL are disabled. 4 Auxiliary DAC Power-Down 0 = auxiliary DAC clock signals and bias circuits are active (default). 1 = auxiliary DAC clock signals and bias circuits are disabled. 3 0 = assertion of the EXTPWRDN pin effects full power-down (default). External Power-Down Control 1 = assertion of the EXTPWRDN pin effects fast recovery power-down. 2 Not Available 1 0 = configures the SDIO pin for bidirectional operation; 2-wire serial programming mode (default). SDIO Input Only 1 = configures the serial data I/O pin (SDIO) as an input only pin; 3-wire serial programming mode. 0 LSB First 0 = configures the serial I/O port for MSB-first format (default) 1 = configures the serial I/O port for LSB-first format. |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |