UPSD3313D-40T6 datasheet(67/231 Pages) STMICROELECTRONICS

67 / 231 page

67/231

uPSD33xx

The formula to determine WDT time-out period is:

WDTPERIOD = tMACH_CYC x NOVERFLOW

NOVERFLOW is the number of WDT up-counts re-

quired to reach FFFFFFh. This is determined by

the value written to the SFR, WDRST.

tMACH_CYC is the average duration of one MCU

machine cycle. By default, an MCU machine cycle

is always 4 MCU_CLK periods for uPSD33xx, but

the following factors can sometimes add more

MCU_CLK periods per machine cycle:

–

The number of MCU_CLK periods assigned to

MCU memory bus cycles as determined in the

SFR, BUSCON. If this setting is greater than

4, then machine cycles have additional

MCU_CLK periods during memory transfers.

–

Whether or not the PFQ/BC circuitry issues a

stall during a particular MCU machine cycle. A

stall adds more MCU_CLK periods to a

machine cycle until the stall is removed.

tMACH_CYC is also affected by the absolute time of

a single MCU_CLK period. This number is fixed by

the following factors:

–

Frequency of the external crystal, resonator,

or oscillator: (fOSC)

–

Bit settings in the SFR CCON0, which can

divide fOSC and change MCU_CLK

As an example, assume the following:

fOSC is 40MHz, thus its period is 25ns.

CCON0 is 10h, meaning no clock division, so

the period of MCU_CLK is also 25ns.

BUSCON is C1h, meaning the PFQ and BC

are enabled, and each MCU memory bus

cycle is 4 MCU_CLK periods, adding no

additional MCU_CLK periods to MCU

machine cycles during memory transfers.

Assume there are no stalls from the PFQ/BC.

In reality, there are occational stalls but their

occurance has minimal impact on WDT

timeout period.

WDRST contains 00h, meaning a full 224 up-

counts are required to reach FFFFFh and

generate a reset.

In this example,

tMACH_CYC = 100ns (4 MCU_CLK periods x 25ns)

NOVERFLOW = 2

24 = 16777216 up-counts

WDTPERIOD = 100ns X 16777216 = 1.67 seconds

The actual value will be slightly longer due to PFQ/

BC.

Firmware Example: The following 8051 assem-

bly code illustrates how to operate the WDT. A

simple statement in the reset initialization firmware

enables the WDT, and then a periodic write to

clear the WDT in the main firmware is required to

keep the WDT from overflowing. This firmware is

based on the example above (40MHz fOSC,

CCON0 = 10h, BUSCON = C1h).

For example, in the reset initialization firmware

(the function that executes after a jump to the reset

vector):

Somewhere in the flow of the main program, this

statement will execute periodically to reset the

WDT before it’s time-out period of 1.67 seconds.

For example:

MOV AE, #AA

; enable WDT by writing value to

; WDKEY other than 55h

MOV A6, #00

; reset WDT, loading 000000h.

; Counting will automatically

; resume as long as 55h in not in

; WDKEY

UPSD3313D-40T6 Datasheet(PDF) 67 Page - STMicroelectronics

UPSD3313D-40T6 Datasheet(HTML) 67 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL