M38039G8HKP datasheet(29/92 Pages) RENESAS

29 / 92 page

Rev.1.10

Nov 14, 2005

Page 29 of 91

REJ03B0166-0110

3803 Group (Spec.H QzROM version)

PRELIMINARY

Notice: This is not a final specification.

Some parametric limits are subject to change.

TIMERS

• 8-bit Timers

The 3803 group (Spec.H QzROM version) has four 8-bit timers:

timer 1, timer 2, timer X, and timer Y.

The timer 1 and timer 2 use one prescaler in common, and the

timer X and timer Y use each prescaler. Those are 8-bit

prescalers. Each of the timers and prescalers has a timer latch or

a prescaler latch.

The division ratio of each timer or prescaler is given by 1/(n + 1),

where n is the value in the corresponding timer or prescaler latch.

All timers are down-counters. When the timer reaches “0016”, an

underflow occurs at the next count pulse and the contents of the

corresponding timer latch are reloaded into the timer and the

count is continued. When the timer underflows, the interrupt

request bit corresponding to that timer is set to “1”.

• Timer divider

The divider count source is switched by the main clock division

ratio selection bits of CPU mode register (bits 7 and 6 at address

003B16). When these bits are “00” (high-speed mode) or “01”

(middle-speed mode), XIN is selected. When these bits are “10”

(low-speed mode), XCIN is selected.

• Prescaler 12

The prescaler 12 counts the output of the timer divider. The count

source is selected by the timer 12, X count source selection

1/512, 1/1024 of f(XIN) or f(XCIN).

• Timer 1 and Timer 2

The timer 1 and timer 2 counts the output of prescaler 12 and

periodically set the interrupt request bit.

• Prescaler X and prescaler Y

The prescaler X and prescaler Y count the output of the timer

divider or f(XCIN). The count source is selected by the timer 12,

X count source selection register (address 000E16) and the timer

Y, Z count source selection register (address 000F16) among 1/2,

1/4, 1/8, 1/16, 1/32, 1/64, 1/128, 1/256, 1/512, and 1/1024 of

f(XIN) or f(XCIN); and f(XCIN).

•Timer X and Timer Y

The timer X and timer Y can each select one of four operating

modes by setting the timer XY mode register (address 002316).

(1) Timer mode

• Mode selection

This mode can be selected by setting “00” to the timer X

operating mode bits (bits 1 and 0) and the timer Y operating

mode bits (bits 5 and 4) of the timer XY mode register (address

002316).

• Explanation of operation

The timer count operation is started by setting “0” to the timer X

count stop bit (bit 3) and the timer Y count stop bit (bit 7) of the

timer XY mode register (address 002316).

When the timer reaches “0016”, an underflow occurs at the next

count pulse and the contents of timer latch are reloaded into the

timer and the count is continued.

(2) Pulse Output Mode

• Mode selection

This mode can be selected by setting “01” to the timer X

operating mode bits (bits 1 and 0) and the timer Y operating

mode bits (bits 5 and 4) of the timer XY mode register (address

002316).

• Explanation of operation

The operation is the same as the timer mode’s. Moreover the

pulse which is inverted each time the timer underflows is output

from CNTR0/CNTR1 pin. Regardless of the timer counting or

not the output of CNTR0/CNTR1 pin is initialized to the level of

specified by their active edge switch bits when writing to the

timer. When the CNTR0 active edge switch bit (bit 2) and the

CNTR1 active edge switch bit (bit 6) of the timer XY mode

When it is “1”, the output starts with “L” level.

Switching the CNTR0 or CNTR1 active edge switch bit will

reverse the output level of the corresponding CNTR0 or CNTR1

pin.

• Precautions

Set the double-function port of CNTR0/CNTR1 pin and port

P54/P55 to output in this mode.

(3) Event Counter Mode

• Mode selection

This mode can be selected by setting “10” to the timer X

operating mode bits (bits 1 and 0) and the timer Y operating

mode bits (bits 5 and 4) of the timer XY mode register (address

002316).

• Explanation of operation

The operation is the same as the timer mode’s except that the

timer counts signals input from the CNTR0 or CNTR1 pin. The

valid edge for the count operation depends on the CNTR0 active

edge switch bit (bit 2) or the CNTR1 active edge switch bit (bit 6)

of the timer XY mode register (address 002316). When it is “0”,

the rising edge is valid. When it is “1”, the falling edge is valid.

• Precautions

Set the double-function port of CNTR0/CNTR1 pin and port

P54/P55 to input in this mode.

M38039G8HKP Datasheet(PDF) 29 Page - Renesas Technology Corp

M38039G8HKP Datasheet(HTML) 29 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92

Datasheet Descarga

Enlace URL