| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
M38039G8HKP Datasheet(PDF) 89 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
M38039G8HKP Datasheet(HTML) 89 Page - Renesas Technology Corp |
|
89 / 92 page ![]() Rev.1.10 Nov 14, 2005 Page 89 of 91 REJ03B0166-0110 3803 Group (Spec.H QzROM version) PRELIMINARY Notice: This is not a final specification. Some parametric limits are subject to change. Notes on PWM The PWM starts from “H” level after the PWM enable bit is set to enable and “L” level is temporarily output from the PWM pin. The length of this “L” level output is as follows: n + 1 2 • f(XIN) (s) (Count source selection bit = “0”, where n is the value set in the prescaler) n + 1 f(XIN) (s) (Count source selection bit = “1”, where n is the value set in the prescaler) Notes on A/D Converter 1. Analog input pin Make the signal source impedance for analog input low, or equip an analog input pin with an external capacitor of 0.01 µF to 1 µF. Further, be sure to verify the operation of application products on the user side. <Reason> An analog input pin includes the capacitor for analog voltage comparison. Accordingly, when signals from signal source with high impedance are input to an analog input pin, charge and discharge noise generates. This may cause the A/D conversion precision to be worse. 2. A/D converter power source pin The AVSS pin is A/D converter power source pins. Regardless of using the A/D conversion function or not, connect it as following : •AVSS : Connect to the VSS line <Reason> If the AVSS pin is opened, the microcomputer may have a failure because of noise or others. 3. Clock frequency during A/D conversion The comparator consists of a capacity coupling, and a charge of the capacity will be lost if the clock frequency is too low. Thus, make sure the following during an A/D conversion. •f(XIN) is 500 kHz or more • Do not execute the STP instruction 4. Difference between at 8-bit reading in 10-bit A/D mode and at 8-bit A/D mode At 8-bit reading in the 10-bit A/D mode, “–1/2 LSB” correction is not performed to the A/D conversion result. In the 8-bit A/D mode, the A/D conversion characteristics is the same as 3802 group’s characteristics because “–1/2 LSB” correction is performed. Notes on D/A Converter 1. VCC when using D/A converter The D/A converter accuracy when VCC is 4.0 V or less differs from that of when VCC is 4.0 V or more. When using the D/A converter, we recommend using a VCC of 4.0 V or more. 2. D/Ai conversion register when not using D/A con- verter When a D/A converter is not used, set all values of the D/Ai conversion registers (i = 1, 2) to “0016”. The initial value after reset is “0016”. Notes on Watchdog Timer • Make sure that the watchdog timer H does not underflow while waiting Stop release, because the watchdog timer keeps counting during that term. • When the STP instruction disable bit has been set to “1”, it is impossible to switch it to “0” by a program. Notes on RESET Pin Connecting capacitor In case where the RESET signal rise time is long, connect a ceramic capacitor or others across the RESET pin and the VSS pin. Use a 1000 pF or more capacitor for high frequency use. When connecting the capacitor, note the following : • Make the length of the wiring which is connected to a capacitor as short as possible. • Be sure to verify the operation of application products on the user side. <Reason> If the several nanosecond or several ten nanosecond impulse noise enters the RESET pin, it may cause a microcomputer failure. Notes on Low-speed Operation Mode 1. Using sub-clock To use a sub-clock, fix bit 3 of the CPU mode register to “1” or control the Rd (refer to Figure 7) resistance value to a certain level to stabilize an oscillation. For resistance value of Rd, consult the oscillator manufacturer. Fig 7. Ceramic resonator circuit <Reason> When bit 3 of the CPU mode register is set to “0”, the sub-clock oscillation may stop. 2. Switch between middle/high-speed mode and low- speed mode If you switch the mode between middle/high-speed and low- speed, stabilize both XIN and XCIN oscillations. The sufficient time is required for the sub clock to stabilize, especially immediately after power on and at returning from stop mode. When switching the mode between middle/high-speed and low- speed, set the frequency on condition that f(XIN) > 3 •f(XCIN). Quartz-Crystal Oscillator When using the quartz-crystal oscillator of high frequency, such as 16 MHz etc., it may be necessary to select a specific oscillator with the specification demanded. XCIN XCOUT CCIN CCOUT Rd Rf |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |