| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
LP8733 Datasheet(PDF) 50 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
LP8733 Datasheet(HTML) 50 Page - Texas Instruments |
|
50 / 86 page ![]() Table 7-43. GPO2_DELAY Register Field Descriptions (continued) Bits Field Type Default Description 3:0 GPO2_ STARTUP_ DELAY[3:0] R/W X Delay for the GPO2 rising edge from the EN signal's rising edge: 0x0 - 0 ms 0x1 - 0.5 ms (1 ms if STARTUP_DELAY_SEL=1 in the CONFIG register.) ... 0xF - 7.5 ms (15 ms if STARTUP_DELAY_SEL=1 in the CONFIG register.) 7.6.1.19 GPO_CTRL GPO_CTRL is shown in Table 7-45, Address: 0x12 Table 7-44. GPO_CTRL Register D7 D6 D5 D4 D3 D2 D1 D0 Reserved - do not use GPO2_OD GPO2_EN_PIN _CTRL GPO2_EN Reserved - do not use GPO_OD GPO_EN_PIN_ CTRL GPO_EN Table 7-45. GPO_CTRL Register Field Descriptions Bits Field Type Default Description 7 Reserved - do not use R 0 6 GP02_OD R/W X GPO2 signal type when configured as the General Purpose Output (CLKIN pin): 0 - Push-pull output (VANA level) 1 - Open-drain output 5 GPO2_EN_PIN_CT RL R/W X Control for the GPO2: 0 - Only the GPO2_EN bit controls the GPO2 1 - GPO2_EN bit and the EN pin control the GPO2. 4 GPO2_EN R/W X Output level of the GPO2 signal (when configured as the General Purpose Output): 0 - Logic low level 1 - Logic high level 3 Reserved - do not use R 0 2 GPO_OD R/W X GPO signal type: 0 - Push-pull output (VANA level) 1 - Open-drain output 1 GPO_EN_PIN_CTR L R/W X Control for the GPO: 0 - Only the GPO_EN bit controls the GPO 1 - GPO_EN bit and the EN pin control the GPO. 0 GPO_EN R/W X Output level of the GPO signal: 0 - Logic low level 1 - Logic high level 7.6.1.20 CONFIG CONFIG is shown in Table 7-47, Address: 0x13 Table 7-46. CONFIG Register D7 D6 D5 D4 D3 D2 D1 D0 Reserved - do not use STARTUP_DEL AY_SEL SHUTDOWN_D ELAY_SEL CLKIN_PIN_SE L CLKIN_PD EN2_PD TDIE_WARN_ LEVEL EN_SPREAD _SPEC Table 7-47. CONFIG Register Field Descriptions Bits Field Type Default Description 7 Reserved - do not use R/W 0 6 STARTUP_DELAY_ SEL R/W X Startup delay range from the EN signals: 0 - 0 ms - 7.5 ms with 0.5 ms steps 1 - 0 ms - 15 ms with 1 ms steps LP8733-Q1 SNVSB64A – JUNE 2019 – REVISED JUNE 2021 www.ti.com 50 Submit Document Feedback Copyright © 2022 Texas Instruments Incorporated Product Folder Links: LP8733-Q1 |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |