LP8733 datasheet(38/86 Pages) TI2

38 / 86 page

7.5 Programming

7.5.1 I2C-Compatible Interface

The I2C-compatible synchronous serial interface provides access to the programmable functions and registers

on the device. This protocol uses a two-wire interface for bidirectional communications between the ICs

connected to the bus. The two interface lines are the serial data line (SDA), and the serial clock line (SCL).

Every device on the bus is assigned a unique address, and acts as either a master or a slave depending on

whether it generates or receives the serial clock SCL. The SCL and SDA lines must each have a pullup resistor

placed on the line and remain HIGH even when the bus is idle. The LP8733xx-Q1 supports standard mode (100

kHz), fast mode (400 kHz), fast mode plus (1 MHz), and high-speed mode (3.4 MHz).

7.5.1.1 Data Validity

The data on the SDA line must be stable during the HIGH period of the clock signal (SCL). In other words, the

state of the data line can only be changed when clock signal is LOW.

data

change

allowed

data

valid

data

change

allowed

data

valid

data

change

allowed

SCL

SDA

Figure 7-16. Data Validity Diagram

7.5.1.2 Start and Stop Conditions

The LP8733xx-Q1 is controlled through an I2C-compatible interface. START and STOP conditions classify the

beginning and end of the I2C session. A START condition is defined as SDA transitions from HIGH to LOW while

SCL is HIGH. A STOP condition is defined as an SDA transition from LOW to HIGH while SCL is HIGH. The I2C

master always generates the START and STOP conditions.

SDA

START

Condition

SCL

STOP

Condition

Figure 7-17. Start and Stop Sequences

The I2C bus is considered busy after a START condition and free after a STOP condition. During data

transmission, the I2C master can generate repeated START conditions. A START and a repeated START

condition are equivalent function-wise. The data on SDA must be stable during the HIGH period of the clock

signal (SCL). In other words, the state of SDA can only be changed when SCL is LOW. Figure 7-18 shows the

SDA and SCL signal timing for the I2C-compatible bus. See Section 6.6 for the timing values.

LP8733-Q1

SNVSB64A – JUNE 2019 – REVISED JUNE 2021

www.ti.com

Submit Document Feedback

Product Folder Links: LP8733-Q1

LP8733 Datasheet(PDF) 38 Page - Texas Instruments

LP8733 Datasheet(HTML) 38 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86

Datasheet Descarga

Enlace URL