| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
LP8733 Datasheet(PDF) 28 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
LP8733 Datasheet(HTML) 28 Page - Texas Instruments |
|
28 / 86 page ![]() 7.3.7 Device Reset Scenarios There are two reset methods implemented on the LP8733xx-Q1: • Software reset with the SW_RESET bit in the RESET register. • Undervoltage lockout (UVLO) reset from the VANA supply. An software reset occurs when 1 is written to the SW_RESET bit. The bit is automatically cleared after writing. This event disables all the regulators immediately, drives the GPO or GPO2 signals low, resets all the register bits to the default values, and loads the OTP bits (see Figure 7-15). The I2C interface is not reset during a software reset. If the VANA supply voltage falls below the UVLO threshold level, then all the regulators are disabled immediately, the GPO or GPO2 signals are driven low, and all the register bits are reset to the default values. When the VANA supply voltage transitions above the UVLO threshold level, an internal POR occurs. The OTP bits are loaded to the registers and a startup is initiated according to the register settings. 7.3.8 Diagnosis and Protection Features The LP8733xx-Q1 is capable of providing four levels of protection features: • Information of valid regulator output voltage, which sets the interrupt or PGOOD signal. • Warnings for diagnosis, which sets the interrupt. • Protection events, which are disabling the regulators. • Faults, which are causing the device to shutdown. The LP8733xx-Q1 sets the flag bits indicating what protection or warning conditions have occurred, and the nINT pin is pulled low. The nINT is released again after a clear of flags is complete. The nINT signal stays low until all the pending interrupts are cleared. When a fault is detected or software requested reset, it is indicated by a RESET_REG_INT interrupt flag in the INT_TOP_2 register after next start-up. If the RESET_REG_MASK is set to masked in the OTP, then the interrupt is not generated. The mask bit change with I2C does not affect, because the RESET_REG_MASK bit is loaded from the OTP during reset sequence. LP8733-Q1 SNVSB64A – JUNE 2019 – REVISED JUNE 2021 www.ti.com 28 Submit Document Feedback Copyright © 2022 Texas Instruments Incorporated Product Folder Links: LP8733-Q1 |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |