AD9911SLASHPCB datasheet(20/44 Pages) AD

20 / 44 page

AD9911

Rev. 0 | Page 20 of 44

DATA

ALIGN

10-BIT DAC

DAC 1

COS(X)

DDS CORE 1

MUX

CFR <18:16>

COS(X)

DDS CORE 0

COS(X)

DDS CORE 2

COS(X)

DDS CORE 3

DATA

ALIGN

DATA

ALIGN

Figure 36. SpurKiller/Multitone Mode Configuration

TEST-TONE MODE

Test-tone mode enables sinusoidal amplitude modulation of the

carrier (CH1). Setting Bit 2 in Register 0x01 enables test-tone

mode. Auxiliary CH2 and CH3 should both be disabled using

the channel enable bits (CSR Bit <7>). The frequency of

modulation is set using the frequency tuning word

(Register 0x04 Bits <31:0>) of auxiliary CH0. Auxiliary CH0

output scalar (Register 0x06 Bits <0:9>) sets the magnitude of

the modulating signal. See Figure 37 for a diagram of the test-

tone mode configuration.

DAC 1

COS(X)

DDS CORE 1

COS(X)

DDS CORE 0

PHASE OFFSET

AMPLITUDE

Figure 37. Test-Tone Mode Configuration

REFERENCE CLOCK MODES

The AD9911 supports several methods for generating the

internal system clock. An on-chip oscillator circuit is available

for initiating the low frequency reference signal by connecting

a crystal to the clock input pins. The system clock can also be

generated using the internal, PLL-based reference clock

multiplier, allowing the part to operate with a low frequency

clock source while still providing a high sample rate for the

DDS and DAC. For best phase noise performance, a clean,

stable clock with a high slew rate is required.

Enabling the PLL allows multiplication of the reference clock

frequency from 4× to 20×, in integer steps. The PLL multiplica-

tion value is 5-bits located in the Function Register 1 (FR1) Bits

<22:18>. For further information, refer to the Register Map

section.

When FR1 <22:18> is programmed with values ranging from 4 to

20 (decimal), the clock multiplier is enabled. The integer value in

the register represents the multiplication factor. The system clock

rate with the clock multiplier enabled is equal to the reference clock

rate times the multiplication factor. If FR1 <22:18> is programmed

with a value less than 4 or greater than 20, the clock multiplier is

disabled. Note that the output frequency of the PLL has a restricted

frequency range. There is a VCO gain bit that must be set

appropriately. The VCO gain bit (FR1<23>) defines two ranges

(low/high) of frequency output. See the Register Map section for

configuration directions and defaults.

The charge pump current in the PLL defaults to 75 μA, which

typically produces the best phase noise characteristics.

Increasing charge pump current typically degrades phase noise,

but decreases the lock time and alters the loop bandwidth. The

charge pump control bits (FR1 <17:16>) function is described

in the Register Map section.

To enable the on-chip oscillator for crystal operation, drive

CLK_MODE_SEL (Pin 24) high. The CLKMODESEL pin is

considered an analog input, operating on 1.8 V logic. With the

on-chip oscillator enabled, connection of an external crystal to

the REF_CLK and REF_CLKB inputs is made producing a low

frequency reference clock. The crystal frequency must be in the

range of 20 MHz to 30 MHz. summarizes the clock mode

options. See the Register Maps section for more details.

AD9911/PCB Datasheet(PDF) 20 Page - Analog Devices

AD9911/PCB Datasheet(HTML) 20 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44

Datasheet Descarga

Enlace URL