Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

AD9911/PCB Datasheet(PDF) 7 Page - Analog Devices

No. de pieza AD9911/PCB
Descripción Electrónicos  500 MSPS Direct Digital Synthesizer with 10-Bit DAC
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  AD [Analog Devices]
Página de inicio  http://www.analog.com
Logo AD - Analog Devices

AD9911/PCB Datasheet(HTML) 7 Page - Analog Devices

Back Button AD9911/PCB Datasheet HTML 3Page - Analog Devices AD9911/PCB Datasheet HTML 4Page - Analog Devices AD9911/PCB Datasheet HTML 5Page - Analog Devices AD9911/PCB Datasheet HTML 6Page - Analog Devices AD9911/PCB Datasheet HTML 7Page - Analog Devices AD9911/PCB Datasheet HTML 8Page - Analog Devices AD9911/PCB Datasheet HTML 9Page - Analog Devices AD9911/PCB Datasheet HTML 10Page - Analog Devices AD9911/PCB Datasheet HTML 11Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 44 page
background image
AD9911
Rev. 0 | Page 7 of 44
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
I/O PORT TIMING CHARACTERISTICS
Maximum Frequency Clock (SCLK)
200
MHz
Minimum SCLK Pulse Width Low (tPWL)
1.6
ns
Minimum SCLK Pulse Width High (tPWH)
2.2
ns
Minimum Data Set-Up Time (tDS)
2.2
ns
Minimum Data Hold Time
0
ns
Minimum CSB Set-Up Time (tPRE)
1.0
ns
Minimum Data Valid Time for Read Operation
12
ns
MISCELLANEOUS TIMING CHARACTERISTICS
Master_Reset Minimum Pulse Width
1
Minimum pulse width = 1 sync clock period
I/O_Update Minimum Pulse Width
1
Minimum pulse width = 1 sync clock period
Minimum Set-Up Time (I/O_Update to
SYNC_CLK)
4.8
ns
Rising edge to rising edge
Minimum Hold Time (I/O_Update to
SYNC_CLK)
0
ns
Rising edge to rising edge
Minimum Set-Up Time (Profile Inputs to
SYNC_CLK)
5.4
ns
Minimum Hold Time (Profile Inputs to
SYNC_CLK)
0
ns
Minimum Set-Up Time (SDIO Inputs to
SYNC_CLK)
2.5
ns
Minimum Hold Time (SDIO Inputs to
SYNC_CLK)
0
ns
Propagation Delay Between REF_CLK and
SYNC_CLK
2.25
3.5
5.5
ns
CMOS LOGIC INPUT
VIH
2.0
V
VIL
0.8
V
Logic 1 Current
3
12
μA
Logic 0 Current
−12
μA
Input Capacitance
2
pF
CMOS LOGIC OUTPUTS (1 mA Load)
VOH
2.7
V
VOL
0.4
V
POWER SUPPLY
Total Power Dissipation—Single-Tone Mode
241
mW
Dominated by supply variation
Total Power Dissipation—With Sweep
Accumulator
241
mW
Dominated by supply variation
Total Power Dissipation—3 Spur
Reduction/Multitone Channels Active
351
mW
Dominated by supply variation
Total Power Dissipation—Test-Tone
Modulation
264
mW
Dominated by supply variation
Total Power Dissipation—Full Power Down
1.8
mW
IAVDD—Single-Tone Mode
73
mA
IAVDD— Sweep Accumulator, REF_CLK
Multiplier, and 10-Bit Output Scalar Enabled
73
mA
IDVDD—Single-Tone Mode
50
mA
IDVDD—Sweep Accumulator, REF_CLK
Multiplier, and 10-Bit Output Scalar Enabled
50
mA
IDVDD_I/O
40
mA
IDVDD = read
IDVDD_I/O
30
mA
IDVDD = write
IAVDD Power-Down Mode
0.7
mA
IDVDD Power-Down Mode
1.1
mA



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com