PM0223 datasheet(86/110 Pages) STMICROELECTRONICS

86 / 110 page

STM32L0 Core Peripherals

PM0223

86/110

DocID025763 Rev 1

Find the NVIC_IPR number and byte offset for interrupt M as follows:

•

The corresponding NVIC_IPR number, N, is given by N = N DIV 4.

•

The byte offset of the required Priority field in this register is M MOD 4, where:

–

Byte offset 0 refers to register bits[7:0].

–

Byte offset 1 refers to register bits[15:8].

–

Byte offset 2 refers to register bits[23:16].

–

Byte offset 3 refers to register bits[31:24].

4.2.7

Level-sensitive and pulse interrupts

STM32L0 interrupts are both level-sensitive and pulse-sensitive. Pulse interrupts are also

described as edge-triggered interrupts.

A level-sensitive interrupt is held asserted until the peripheral deasserts the interrupt signal.

Typically this happens because the ISR accesses the peripheral, causing it to clear the

interrupt request. A pulse interrupt is an interrupt signal sampled synchronously on the

rising edge of the processor clock. To ensure the NVIC detects the interrupt, the peripheral

must assert the interrupt signal for at least one clock cycle, during which the NVIC detects

the pulse and latches the interrupt.

When the processor enters the ISR, it automatically removes the pending state from the

interrupt, see Hardware and software control of interrupts on page 86. For a level-sensitive

interrupt, if the signal is not deasserted before the processor returns from the ISR, the

interrupt becomes pending again, and the processor must execute its ISR again. This

means that the peripheral can hold the interrupt signal asserted until it no longer requires

servicing.

Hardware and software control of interrupts

The STM32L0 Cortex-M0+ latches all interrupts. A peripheral interrupt becomes pending for

one of the following reasons:

•

The NVIC detects that the interrupt signal is active and the corresponding interrupt is

not active.

•

The NVIC detects a rising edge on the interrupt signal.

•

Software writes to the corresponding interrupt set-pending register bit, see 4.2.4:

Interrupt Set-pending Register on page 84.

A pending interrupt remains pending until one of the following:

•

The processor enters the ISR for the interrupt. This changes the state of the interrupt

from pending to active. Then:

–

For a level-sensitive interrupt, when the processor returns from the ISR, the NVIC

samples the interrupt signal. If the signal is asserted, the state of the interrupt

changes to pending, which might cause the processor to immediately re-enter the

ISR. Otherwise, the state of the interrupt changes to inactive.

–

For a pulse interrupt, the NVIC continues to monitor the interrupt signal, and if this

is pulsed the state of the interrupt changes to pending and active. In this case,

when the processor returns from the ISR the state of the interrupt changes to

pending, which might cause the processor to immediately re-enter the ISR. If the

interrupt signal is not pulsed while the processor is in the ISR, when the processor

returns from the ISR the state of the interrupt changes to inactive.

•

Software writes to the corresponding interrupt clear-pending register bit.

PM0223 Datasheet(PDF) 86 Page - STMicroelectronics

PM0223 Datasheet(HTML) 86 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL