| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
LAN8808D Datasheet(PDF) 40 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
LAN8808D Datasheet(HTML) 40 Page - Microchip Technology |
|
40 / 80 page ![]() LAN8808D DS00005833C-page 40 © 2026 Microchip Technology Inc. and its subsidiaries 5.11.5 OPEN ALLIANCE TC1/TC12 DCQ PEAK MSE VALUE This section defines the implementation of section 6.1.3 of the TC1 and TC12 specifications. The peak MSE value is intended to identify transient disturbances, which are typically in the microsecond range. This mode is enabled by setting the sqi_enable bit, in the DCQ Configuration register. With this method, the slicer error is converted into a squared value and then filtered by a programmable low pass filter. This is similar to taking the average of absolute slicer error over a moving time window. For each data sample, the difference between the absolute slicer error (scaled by x2 (before squaring) for 1000BASE-T) and the current filtered value is added back into the current filtered value. The sqi_kp3 field in the DCQ Configuration register sets the weighting of the add back as a divide by 2^(sqi_kp3), effec- tively setting the filter bandwidth. As the sqi_kp3 value is increased, the weighing is decreased, and the mean slicer error value takes a longer time to settle to a stable value. Every 1.0 ms (125,000 symbols), the highest filtered value over that previous 1.0 ms period is saved. The scale613 field in the DCQ Configuration register is used to set a divide by factor (divide by 2^scale613+3) such that the peak MSE value is linearly scaled to the range of 0 to 63. If the divided by factor is too small, the peak MSE value is capped at a maximum of 63. In order to capture the peak MSE value, the DCQ Read Capture bit in the DCQ Configuration register needs to be written as a high with the desired cable pair specified in the DCQ Channel Number field of the same register. The DCQ Read Capture bit will immediately self-clear and the result will be available in the DCQ Peak MSE register. In addition to the current peak MSE value, the worst case peak MSE value since the last read of DCQ Peak MSE register is stored in the same register. Note: All registers references in this section are in Extended Page 1. Note: The sqi_squ_mode_en bit in the DCQ Configuration register must be set to choose square mode. |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |