Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

PIC17C44 Datasheet(PDF) 36 Page - Microchip Technology

No. de pieza PIC17C44
Descripción Electrónicos  High-Performance 8-Bit CMOS EPROM/ROM Microcontroller
PDF  241 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  MICROCHIP [Microchip Technology]
Página de inicio  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

PIC17C44 Datasheet(HTML) 36 Page - Microchip Technology

Back Button PIC17C44 Datasheet HTML 32Page - Microchip Technology PIC17C44 Datasheet HTML 33Page - Microchip Technology PIC17C44 Datasheet HTML 34Page - Microchip Technology PIC17C44 Datasheet HTML 35Page - Microchip Technology PIC17C44 Datasheet HTML 36Page - Microchip Technology PIC17C44 Datasheet HTML 37Page - Microchip Technology PIC17C44 Datasheet HTML 38Page - Microchip Technology PIC17C44 Datasheet HTML 39Page - Microchip Technology PIC17C44 Datasheet HTML 40Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 36 / 241 page
background image
PIC17C4X
DS30412C-page 36
© 1996 Microchip Technology Inc.
6.2.2.1
ALU STATUS REGISTER (ALUSTA)
The ALUSTA register contains the status bits of the
Arithmetic and Logic Unit and the mode control bits for
the indirect addressing register.
As with all the other registers, the ALUSTA register can
be the destination for any instruction. If the ALUSTA
register is the destination for an instruction that affects
the Z, DC or C bits, then the write to these three bits is
disabled. These bits are set or cleared according to the
device logic. Therefore, the result of an instruction with
the ALUSTA register as destination may be different
than intended.
For example, CLRF ALUSTA will clear the upper four bits
and set the Z bit. This leaves the ALUSTA register as
0000u1uu
(where u = unchanged).
It is recommended, therefore, that only BCF, BSF, SWAPF
and MOVWF instructions be used to alter the ALUSTA
register because these instructions do not affect any
status bit. To see how other instructions affect the sta-
tus bits, see the “Instruction Set Summary.”
Arithmetic and Logic Unit (ALU) is capable of carrying
out arithmetic or logical operations on two operands or
a single operand. All single operand instructions oper-
ate either on the WREG register or a file register. For
two operand instructions, one of the operands is the
WREG register and the other one is either a file register
or an 8-bit immediate constant.
Note 1: The C and DC bits operate as a borrow
out bit in subtraction. See the SUBLW and
SUBWF
instructions for examples.
Note 2: The overflow bit will be set if the 2’s com-
plement result exceeds +127 or is less
than -128.
FIGURE 6-7:
ALUSTA REGISTER (ADDRESS: 04h, UNBANKED)
R/W - 1
R/W - 1
R/W - 1
R/W - 1
R/W - x
R/W - x
R/W - x
R/W - x
FS3
FS2
FS1
FS0
OV
Z
DC
C
R = Readable bit
W = Writable bit
-n = Value at POR reset
(x = unknown)
bit7
bit0
bit 7-6:
FS3:FS2: FSR1 Mode Select bits
00 = Post auto-decrement FSR1 value
01 = Post auto-increment FSR1 value
1x = FSR1 value does not change
bit 5-4:
FS1:FS0: FSR0 Mode Select bits
00 = Post auto-decrement FSR0 value
01 = Post auto-increment FSR0 value
1x = FSR0 value does not change
bit 3:
OV: Overflow bit
This bit is used for signed arithmetic (2’s complement). It indicates an overflow of the 7-bit magnitude,
which causes the sign bit (bit7) to change state.
1 = Overflow occurred for signed arithmetic, (in this arithmetic operation)
0 = No overflow occurred
bit 2:
Z: Zero bit
1 = The result of an arithmetic or logic operation is zero
0 = The results of an arithmetic or logic operation is not zero
bit 1:
DC: Digit carry/borrow bit
For ADDWF and ADDLW instructions.
1 = A carry-out from the 4th low order bit of the result occurred
0 = No carry-out from the 4th low order bit of the result
Note: For borrow the polarity is reversed.
bit 0:
C: carry/borrow bit
For ADDWF and ADDLW instructions.
1 = A carry-out from the most significant bit of the result occurred
Note that a subtraction is executed by adding the two’s complement of the second operand. For rotate
(RRCF, RLCF) instructions, this bit is loaded with either the high or low order bit of the source register.
0 = No carry-out from the most significant bit of the result
Note: For borrow the polarity is reversed.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com