CC1150-RTR1 datasheet(46/67 Pages) TI

46 / 67 page

CC1150

SWRS037A

Page 46 of 60

0x04: SYNC1 – Sync word, high byte

Bit

Field Name

Reset

R/W

Description

7:0

SYNC[15:8]

211 (0xD3)

R/W

8 MSB of 16-bit sync word.

0x05: SYNC0 – Sync word, low byte

Bit

Field Name

Reset

R/W

Description

7:0

SYNC[7:0]

145 (0x91)

R/W

8 LSB of 16-bit sync word.

0x06: PKTLEN – Packet length

Bit

Field Name

Reset

R/W

Description

7:0

PACKET_LENGTH

255 (0xFF)

R/W

Indicates the packet length when fixed length packets are

enabled. If variable packet length mode is used, this value

indicates the maximum packet length allowed.

0x08: PKTCTRL0 – Packet automation control

Bit

Field Name

Reset

R/W

Description

Not Used.

WHITE_DATA

R/W

Turn data whitening on / off

0: Whitening off

1: Whitening on

5:4

PKT_FORMAT[1:0]

R/W

Format of TX data

Setting

Packet format

0 (00)

Normal mode, use TX FIFO

1 (01)

Serial Synchronous mode, data in on GDO0

2 (10)

Random TX mode; sends random data using PN9

generator. Used for test/debug.

3 (11)

Asynchronous transparent mode. Data in on GDO0

R/W

Not used.

CRC_EN

R/W

1: CRC calculation enabled

0: CRC disabled

1:0

LENGTH_

CONFIG[1:0]

R/W

Configure the packet length

Setting

Packet length configuration

0 (00)

Fixed length packets, length configured in

PKTLEN register

1 (01)

Variable length packets, packet length configured

by the first byte after sync word

2 (10)

Infinite packet length packets

3 (11)

Reserved

CC1150-RTR1 Datasheet(PDF) 46 Page - Texas Instruments

CC1150-RTR1 Datasheet(HTML) 46 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67

Datasheet Descarga

Enlace URL