Z8018233FSC datasheet(53/109 Pages) ZILOG

53 / 109 page

3-53

Z80182/Z8L182

ZILOG INTELLIGENT PERIPHERAL

PRELIMINARY

Zilog

DS971820600

D6 D5

Auto Tx Flag

WR 7' Prime

Auto EOM Reset

Auto RTS Deactivation

Rx FIFO Int Level

DTR/REQ Timing Mode

Tx FIFO Int Level

Extended Read Enable

32-bit CRC Enable

Write Register 10

6-Bit//8-Bit Sync

NRZ

NRZI

FM1 (Transition = 1)

FM0 (Transition = 0)

Loop Mode

Abort//Flag On Underrun

Mark//Flag Idle

Go Active On Poll

CRC Preset I//O

Write Register 11

/TRxC Out = Xtal Output

/TRxC Out = Transmit Clock

/TRxC Out = BR Generator Output

/TRxC Out = DPLL Output

/TRxC O/I

Transmit Clock = /RTxC Pin

Transmit Clock = /TRxC Pin

Transmit Clock = BR Generator Output

Transmit Clock = DPLL Output

Receive Clock = /RTxC Pin

Receive Clock = /TRxC Pin

Receive Clock = BR Generator Output

Receive Clock = DPLL Output

/RTxC Xtal//No Xtal

D3 D2

Write Register 9

VIS

No Reset

Not used

Channel Reset

Force Hardware Reset

DLC

MIE

Status High//Status Low

Software INTACK Enable

Figure 52. Write Register Bit Functions (Continued)

Z8018233FSC Datasheet(PDF) 53 Page - Zilog, Inc.

Z8018233FSC Datasheet(HTML) 53 Page - Zilog, Inc.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL