LTC2421_15 datasheet(8/32 Pages) LINER

8 / 32 page

LTC2421/LTC2422

24212f

TYPICAL PERFOR A CE CHARACTERISTICS

PIN FUNCTIONS

VCC (Pin 1): Positive Supply Voltage. Bypass to GND

(Pin 6) with a 10

µF tantalum capacitor in parallel with

0.1

µF ceramic capacitor as close to the part as possible.

FSSET (Pin 2): Full-Scale Set Input. This pin defines the

full-scale input value. When VIN = FSSET, the ADC outputs

full scale (FFFFFH). The total reference voltage is

FSSET – ZSSET.

CH0, CH1 (Pins 4, 3): Analog Input Channels. The input

voltage range is – 0.125 • VREF to 1.125 • VREF. For

VREF > 2.5V, the input voltage range may be limited by the

absolute maximum rating of – 0.3V to VCC + 0.3V. Conver-

sions are performed alternately between CH0

and CH1 for the LTC2422. Pin 4 is a No Connect (NC) on

the LTC2421.

ZSSET (Pin 5): Zero-Scale Set Input. This pin defines the

zero-scale input value. When VIN = ZSSET, the ADC

outputs zero scale (00000H).

GND (Pin 6): Ground. Shared pin for analog ground,

digital ground, reference ground and signal ground. Should

be connected directly to a ground plane through a mini-

mum length trace or it should be the single-point-ground

in a single-point grounding system.

CS (Pin 7): Active LOW Digital Input. A LOW on this pin

enables the SDO digital output and wakes up the ADC.

Following each conversion, the ADC automatically enters

the Sleep mode and remains in this low power state as

long as CS is HIGH. A LOW on CS wakes up the ADC. A

LOW-to-HIGH transition on this pin disables the SDO

digital output. A LOW-to-HIGH transition on CS during the

Data Output transfer aborts the data transfer and starts a

new conversion.

SDO (Pin 8): Three-State Digital Output. During the data

output period, this pin is used for serial data output. When

the chip select CS is HIGH (CS = VCC), the SDO pin is in a

high impedance state. During the Conversion and Sleep

periods, this pin can be used as a conversion status out-

put. The conversion status can be observed by pulling CS

LOW.

INL vs Output Rate

Resolution vs Output Rate

OUTPUT RATE (Hz)

24212 G28

10 20 30

50 60 70 80 90 100

VCC = 5V

VREF = 5V

FO = EXTERNAL

TA = –45°C

TA = 25°C

TA = 90°C

OUTPUT RATE (Hz)

24212 G29

10 20 30

50 60 70 80 90 100

VCC = 3V

VREF = 2.5V

FO = EXTERNAL

TA = –45°C

TA = 25°C

TA = 90°C

OUTPUT RATE (Hz)

0 7.5

24212 G30

100

TA = 25°C

TA = 90°C

TA = –45°C

VCC = 5V

VREF = 5V

fO = EXTERNAL

STANDARD DEVIATION

OF 100 SAMPLES

INL vs Output Rate

LTC2421 Datasheet(PDF) 8 Page - Linear Technology

LTC2421 Datasheet(HTML) 8 Page - Linear Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32

Datasheet Descarga

Enlace URL