ADP5050ACPZ-R7 datasheet(9/60 Pages) AD

No. de pieza	ADP5050ACPZ-R7

Descripción Electrónicos	5-Channel Integrated Power Solution with Quad Buck Regulators and 200 mA LDO Regulator

PDF	60 Pages

Scroll/Zoom	100%

Fabricante Electrónico	AD [Analog Devices]

Página de inicio	http://www.analog.com

Logo

9 / 60 page

Data Sheet

ADP5050

Rev. 0 | Page 9 of 60

I2C INTERFACE TIMING SPECIFICATIONS

TA = 25°C, VVDD = 3.3 V, VVDDIO = 3.3 V, unless otherwise noted.

Table 4.

Parameter

Min

Typ

Max

Unit

Description

fSCL

400

kHz

SCL clock frequency

tHIGH

0.6

µs

SCL high time

tLOW

1.3

µs

SCL low time

tSU,DAT

100

Data setup time

tHD,DAT

0.9

µs

Data hold time1

tSU,STA

0.6

µs

Setup time for a repeated start condition

tHD,STA

0.6

µs

Hold time for a start or repeated start condition

tBUF

1.3

µs

Bus free time between a stop condition and a start condition

tSU,STO

0.6

µs

Setup time for a stop condition

20 + 0.1CB2

300

Rise time of SCL and SDA

20 + 0.1CB2

300

Fall time of SCL and SDA

tSP

Pulse width of suppressed spike

CB2

400

Capacitive load for each bus line

A master device must provide a hold time of at least 300 ns for the SDA signal (referred to the VIH minimum of the SCL signal) to bridge the undefined region of the

SCL falling edge.

CB is the total capacitance of one bus line in picofarads (pF).

Timing Diagram

S = START CONDITION

Sr = REPEATED START CONDITION

P = STOP CONDITION

SCL

SDA

tHD,DAT

tSU,DAT

tHD,STA

tSU,STA

tSU,STO

tHIGH

tSP

tLOW

tBUF

Figure 3. I2C Interface Timing Diagram

ADP5050ACPZ-R7 Datasheet(PDF) 9 Page - Analog Devices

ADP5050ACPZ-R7 Datasheet(HTML) 9 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

Datasheet Descarga

Enlace URL