Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

FDMF6840C Datasheet(PDF) 14 Page - ON Semiconductor

No. de pieza FDMF6840C
Descripción Electrónicos  Extra-Small, High-Performance, High-Frequency DrMOS Module
PDF  19 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  ONSEMI [ON Semiconductor]
Página de inicio  http://www.onsemi.com
Logo ONSEMI - ON Semiconductor

FDMF6840C Datasheet(HTML) 14 Page - ON Semiconductor

Back Button FDMF6840C Datasheet HTML 10Page - ON Semiconductor FDMF6840C Datasheet HTML 11Page - ON Semiconductor FDMF6840C Datasheet HTML 12Page - ON Semiconductor FDMF6840C Datasheet HTML 13Page - ON Semiconductor FDMF6840C Datasheet HTML 14Page - ON Semiconductor FDMF6840C Datasheet HTML 15Page - ON Semiconductor FDMF6840C Datasheet HTML 16Page - ON Semiconductor FDMF6840C Datasheet HTML 17Page - ON Semiconductor FDMF6840C Datasheet HTML 18Page - ON Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 19 page
background image
www.onsemi.com
14
Skip M ode (SMOD#)
The Skip Mode function allow s for higher converter
efficiency w hen operated in light-load conditions. When
SMOD# is pulled LOW, the low -side MOSFET gate
signal is disabled (held LOW), preventing discharge of
the output capacitors as the filter inductor current
attempts reverse current flow
– know n as “Diode
Emulation” Mode.
When the SMOD# pin is pulled HIGH, the synchronous
buck converter w orks in Synchronous Mode. This mode
allow s for gating on the Low Side MOSFET. When the
SMOD# pin is pulled LOW, the low -side MOSFET is
gated off. If the SMOD# pin is connected to the PWM
controller, the controller can actively enable or disable
SMOD# w hen the controller detects light-load condition
from output current sens ing. Nor mally this pin is active
LOW. See Figure 28 for timing delays.
Table 2.
SMOD# Logic
DISB#
PWM
SMOD#
GH
GL
0
X
X
0
0
1
3-State
X
0
0
1
0
0
0
0
1
1
0
1
0
1
0
1
0
1
1
1
1
1
0
Note:
4.
The SMOD# feature is intended to have a short propagation delay betw een the SMOD# signal and the low -side
FET VGS response time to control diode emulation on a cycle-by-cycle basis.
Figure 28.
SMOD# Tim ing Diagram
tD_DEADON
PWM
VSWH
GH
to
VSWH
GL
tPD_PHGLL
tPD_PLGHL
tD_DEADOFF
VIH_PWM
VIL_PWM
90%
10%
90%
1.0V
2.2V
tPD_PHGHH
tPD_SHGLH
Delay from SMOD#going
HIGH to LS VGS HIGH
HS turn-on with SMOD# LOW
SMOD#
tPD_SLGLL
Delay from SMOD#going
LOW to LS VGS LOW
DCM
CCM
CCM
10%
VIH_PWM
10%
VOUT
VIH_SMOD
VIL_SMOD
10%



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com