Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

WM8785GEDS/V Datasheet(PDF) 25 Page - Wolfson Microelectronics plc

No. de pieza WM8785GEDS/V
Descripción Electrónicos  24-Bit, 192kHz Stereo ADC
PDF  31 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  WOLFSON [Wolfson Microelectronics plc]
Página de inicio  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8785GEDS/V Datasheet(HTML) 25 Page - Wolfson Microelectronics plc

Back Button WM8785GEDS/V Datasheet HTML 21Page - Wolfson Microelectronics plc WM8785GEDS/V Datasheet HTML 22Page - Wolfson Microelectronics plc WM8785GEDS/V Datasheet HTML 23Page - Wolfson Microelectronics plc WM8785GEDS/V Datasheet HTML 24Page - Wolfson Microelectronics plc WM8785GEDS/V Datasheet HTML 25Page - Wolfson Microelectronics plc WM8785GEDS/V Datasheet HTML 26Page - Wolfson Microelectronics plc WM8785GEDS/V Datasheet HTML 27Page - Wolfson Microelectronics plc WM8785GEDS/V Datasheet HTML 28Page - Wolfson Microelectronics plc WM8785GEDS/V Datasheet HTML 29Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 25 / 31 page
background image
Production Data
WM8785
w
PD Rev 4.1 December 2006
25
Two registers must be set to enter TDM mode:
DEVNO[2:0] sets the number of devices which are on the bus
TDM[2:0] allocates a TDM slot to the device
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R1(h01)
Clocking, Sample
Rates,
Oversampling and
Signal Control
7:5
DEVNO[2:0]
000
Number of TDM Devices
000 = 1 Device
001 = 2 Devices
010 = 3 Devices
011 = 4 Devices
Table 7 DEVNO
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R2(h02)
Clocking, Sample
Rates,
Oversampling and
Signal Control
8:6
TDM[2:0]
000
Time Division Multiplexing
Device Select
000 = Device 0 (no delay)
001 = Device 1 (64 BCLK delay)
010 = Device 2 (128 BCLK
delay)
011 = Device 3 (192 BCLK
delay)
Table 8 TDM
Note: When TDM is not required, the register will default to 000 (normal operation)
The figures below indicate TDM mode for I2S and DSP mode A.
Figure 30 TDM Bus I
2S Mode



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com