| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
WM8785GEDS/V Datasheet(PDF) 8 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8785GEDS/V Datasheet(HTML) 8 Page - Wolfson Microelectronics plc |
|
8 / 31 page ![]() WM8785 Production Data w PD Rev 4.1 December 2006 8 SIGNAL TIMING REQUIREMENTS SYSTEM CLOCK TIMING Figure 1 System Clock Timing Requirements Test Conditions DVDD = 3.3V, DGND = 0V, TA = +25 oC, Slave Mode, fs = 48kHz, MCLK = 256fs, 24-bit data, unless otherwise stated. PARAMETER SYMBOL MIN TYP MAX UNIT System Clock Timing Information MCLK System clock cycle time TMCLKY 25 ns MCLK duty cycle TMCLKDS 60:40 40:60 AUDIO INTERFACE TIMING – MASTER MODE, PCM DATA Figure 2 Digital Audio Data Timing – Master Mode (see Control Interface) Test Conditions DVDD = 3.3V, DGND = 0V, TA = +25 oC, Master Mode, fs = 48kHz, MCLK = 256fs, 24-bit data, unless otherwise stated. PARAMETER SYMBOL MIN TYP MAX UNIT Audio Data Input Timing Information LRCLK propagation delay from BCLK falling edge tDL 0 10 ns DOUT propagation delay from BCLK falling edge tDDA 0 11 ns |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |