Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

STMIPID02/TR Datasheet(PDF) 11 Page - STMicroelectronics

No. de pieza STMIPID02/TR
Descripción Electrónicos  Dual mode MIPI CSI-2 / SMIA CCP2 de-serializer
PDF  50 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  STMICROELECTRONICS [STMicroelectronics]
Página de inicio  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STMIPID02/TR Datasheet(HTML) 11 Page - STMicroelectronics

Back Button STMIPID02/TR Datasheet HTML 7Page - STMicroelectronics STMIPID02/TR Datasheet HTML 8Page - STMicroelectronics STMIPID02/TR Datasheet HTML 9Page - STMicroelectronics STMIPID02/TR Datasheet HTML 10Page - STMicroelectronics STMIPID02/TR Datasheet HTML 11Page - STMicroelectronics STMIPID02/TR Datasheet HTML 12Page - STMicroelectronics STMIPID02/TR Datasheet HTML 13Page - STMicroelectronics STMIPID02/TR Datasheet HTML 14Page - STMicroelectronics STMIPID02/TR Datasheet HTML 15Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 50 page
background image
Ball name
Type
Description
XSDN
Input
Chip shutdown
Control interface
SCL
Input
Host I2C clock
SDA
BiDir
Host I2C data
Dual lane input data interface
CLKP1, CLKN1
Input
MIPI CSI-2 receiver 1 DDR clock input,
MIPI D-PHY physical layer, doubles as
CCP2 strobe/clock input in SMIA CCP2
Class 2 mode
DATA1P1, DATA1N1
Input
MIPI CSI-2 receiver 1 data lane 1, MIPI
D-PHY physical layer, doubles as CCP2
data input in SMIA CCP2 Class 2 mode
DATA2P1, DATA2N1
Input
MIPI CSI-2 receiver 1 data lane 2, MIPI
D-PHY physical layer
Single lane input data interface
CLKP2, CLKN2
Input
MIPI CSI-2 receiver 2 DDR clock input,
MIPI D-PHY physical layer, doubles as
CCP2 strobe/clock input in SMIA CCP2
Class 2 mode
DATA1P2, DATA1N2
Input
MIPI CSI-2 receiver 2 data lane, MIPI D-
PHY physical layer, doubles as CCP2
data input in SMIA CCP2 Class 2 mode
Output data interface
D[11:0]
Output
Parallel video 12-bit data output
PCLK
Output
Pixel clock: PCLK rising edge is used to
sample D[11:0], HSYNC and VSYNC.
PCLK polarity is programmable
HSYNC
Output
Horizontal synchronization: HSYNC is
high during active video and low during
the horizontal blanking periods. HSYNC
polarity is programmable
VSYNC
Output
Vertical synchronization: VSYNC is high
during active video and low during the
vertical blanking periods. VSYNC
polarity is programmable
Power on reset (POR)
POR_SGN
BiDir
Power on reset signal
POR_TST
Input
Power on reset test signal, should be set
to ground for internal POR
Voltage regulator
VDDOUT_LDO
Power
LDO 1.2 V output
Test interface (ST internal use)
LDO_TST
Input
LDO regulator test mode
TDI
Input
Test data input
TMS
Input
Test mode
TCK
Input
Test clock
TDO
Output
Test data out
STMIPID02
Ball assignment and description
DS12803 - Rev 1
page 11/50



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com