| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
STM32G47PBY6TR Datasheet(PDF) 184 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32G47PBY6TR Datasheet(HTML) 184 Page - STMicroelectronics |
|
184 / 229 page ![]() Electrical characteristics STM32G473xB STM32G473xC STM32G473xE 184/229 DS12712 Rev 3 Table 97. Synchronous multiplexed NOR/PSRAM read timings(1)(2)(3) 1. CL = 30 pF. 2. Guaranteed by characterization results. 3. Clock ratio R = (HCLK period /FMC_CLK period). Symbol Parameter Min Max Unit tw(CLK) FMC_CLK period R*THCLK - 0.5 - ns td(CLKL-NExL) FMC_CLK low to FMC_NEx low (x=0..2) - 1.5 td(CLKH_NExH) FMC_CLK high to FMC_NEx high (x= 0…2) R*THCLK/2 + 1 - td(CLKL-NADVL) FMC_CLK low to FMC_NADV low - 2.5 td(CLKL-NADVH) FMC_CLK low to FMC_NADV high 3.5 - td(CLKL-AV) FMC_CLK low to FMC_Ax valid (x=16…25) - 4 td(CLKH-AIV) FMC_CLK high to FMC_Ax invalid (x=16…25) R*THCLK/2 + 1 - td(CLKL-NOEL) FMC_CLK low to FMC_NOE low - 2 td(CLKH-NOEH) FMC_CLK high to FMC_NOE high R*THCLK/2 + 1 - td(CLKL-ADV) FMC_CLK low to FMC_AD[15:0] valid - 3 td(CLKL-ADIV) FMC_CLK low to FMC_AD[15:0] invalid 0 - tsu(ADV-CLKH) FMC_A/D[15:0] valid data before FMC_CLK high 2 - th(CLKH-ADV) FMC_A/D[15:0] valid data after FMC_CLK high 4 - tsu(NWAIT-CLKH) FMC_NWAIT valid before FMC_CLK high 1.5 - th(CLKH-NWAIT) FMC_NWAIT valid after FMC_CLK high 4 - |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |