Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

LTC2412IGN Datasheet(PDF) 25 Page - Linear Technology

No. de pieza LTC2412IGN
Descripción Electrónicos  2-Channel Differential Input 24-Bit No Latency DS ADC
PDF  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  LINER [Linear Technology]
Página de inicio  http://www.linear.com
Logo LINER - Linear Technology

LTC2412IGN Datasheet(HTML) 25 Page - Linear Technology

Back Button LTC2412IGN Datasheet HTML 21Page - Linear Technology LTC2412IGN Datasheet HTML 22Page - Linear Technology LTC2412IGN Datasheet HTML 23Page - Linear Technology LTC2412IGN Datasheet HTML 24Page - Linear Technology LTC2412IGN Datasheet HTML 25Page - Linear Technology LTC2412IGN Datasheet HTML 26Page - Linear Technology LTC2412IGN Datasheet HTML 27Page - Linear Technology LTC2412IGN Datasheet HTML 28Page - Linear Technology LTC2412IGN Datasheet HTML 29Page - Linear Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 25 / 36 page
background image
LTC2412
25
2412f
APPLICATIO S I FOR ATIO
of input multiplexers, wires, connectors or sensors, the
LTC2412 can maintain its exceptional accuracy while
operating with relative large values of source resistance as
shown in Figures 13 and 14. These measured results may
be slightly different from the first order approximation
suggested earlier because they include the effect of the
actual second order input network together with the non-
linear settling process of the input amplifiers. For small CIN
values, the settling on IN+ and INoccurs almost indepen-
dently and there is little benefit in trying to match the
source impedance for the two pins.
Larger values of input capacitors (CIN > 0.01µF) may be
required in certain configurations for antialiasing or gen-
eral input signal filtering. Such capacitors will average the
input sampling charge and the external source resistance
will see a quasi constant input differential impedance.
When FO = LOW (internal oscillator and 60Hz notch), the
typical differential input resistance is 1.8M
Ω which will
generate a gain error of approximately 0.28ppm at full-
scale for each ohm of source resistance driving IN+ or IN.
When FO = HIGH (internal oscillator and 50Hz notch), the
typical differential input resistance is 2.16M
Ω which will
generate a gain error of approximately 0.23ppm at full-
scale for each ohm of source resistance driving IN+ or IN.
When FO is driven by an external oscillator with a fre-
quency fEOSC (external conversion clock operation), the
typical differential input resistance is 0.28 • 1012/fEOSC
and each ohm of source resistance driving IN+ or INwill
result in 1.78 • 10–6 • fEOSCppm gain error at full-scale. The
effect of the source resistance on the two input pins is
additive with respect to this gain error. The typical +FS and
–FS errors as a function of the sum of the source resis-
tance seen by IN+ and INfor large values of CIN are shown
in Figures 15 and 16.
In addition to this gain error, an offset error term may also
appear. The offset error is proportional with the mismatch
between the source impedance driving the two input pins
IN+ and INand with the difference between the input and
reference common mode voltages. While the input drive
circuit nonzero source impedance combined with the con-
verter average input current will not degrade the INL
performance, indirect distortion may result from the modu-
lation of the offset error by the common mode component
of the input signal. Thus, when using large CIN capacitor
values, it is advisable to carefully match the source imped-
ance seen by the IN+ and INpins. When FO = LOW
(internal oscillator and 60Hz notch), every 1
Ω mismatch
in source impedance transforms a full-scale common
mode input signal into a differential mode input signal of
0.28ppm. When FO = HIGH (internal oscillator and 50Hz
notch), every 1
Ω mismatch in source impedance trans-
forms a full-scale common mode input signal into a differ-
ential mode input signal of 0.23ppm. When FO is driven by
an external oscillator with a frequency fEOSC, every 1Ω
mismatch in source impedance transforms a full-scale
common mode input signal into a differential mode input
signal of 1.78 • 10–6 • fEOSCppm. Figure 17 shows the
typical offset error due to input common mode voltage for
Figure 15. +FS Error vs RSOURCE at IN+ or IN(Large CIN)
Figure 16. –FS Error vs RSOURCE at IN
+ or IN(Large CIN)
RSOURCE (Ω)
0 100 200 300 400 500 600 700 800 900 1000
2412 F15
300
240
180
120
60
0
VCC = 5V
REF+ = 5V
REF = GND
IN+ = 3.75V
IN= 1.25V
FO = GND
TA = 25°C
CIN = 0.01µF
CIN = 0.1µF
CIN = 1µF, 10µF
RSOURCE (Ω)
0 100 200 300 400 500 600 700 800 900 1000
2412 F16
0
–60
–120
–180
–240
–300
VCC = 5V
REF+ = 5V
REF = GND
IN+ = 1.25V
IN= 3.75V
FO = GND
TA = 25°C
CIN = 0.01µF
CIN = 0.1µF
CIN = 1µF, 10µF



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com