ST72325AR7-Auto datasheet(128/243 Pages) STMICROELECTRONICS

128 / 243 page

Obsolete

Product(s)

- Obsolete

Product(s)

Serial peripheral interface (SPI)

ST72325xxx-Auto

128/243

Doc ID 13770 Rev 3

Figure 59.

Generic SS timing diagram

Figure 60.

Hardware/Software slave select management

14.3.3

Master mode operation

In master mode, the serial clock is output on the SCK pin. The clock frequency, polarity and

phase are configured by software (refer to the description of the SPICSR register).

Note:

The idle state of SCK must correspond to the polarity selected in the SPICSR register (by

pulling up SCK if CPOL = 1 or pulling down SCK if CPOL = 0).

How to operate the SPI in master mode

To operate the SPI in master mode, perform the following steps in order:

Write to the SPICR register:

Select the clock frequency by configuring the SPR[2:0] bits.

Select the clock polarity and clock phase by configuring the CPOL and CPHA bits.

Figure 61 shows the four possible configurations.

Note:

The slave must have the same CPOL and CPHA settings as the master.

Write to the SPICSR register:

Either set the SSM bit and set the SSI bit or clear the SSM bit and tie the SS pin high

for the complete byte transmit sequence.

Write to the SPICR register:

Set the MSTR and SPE bits

Note:

MSTR and SPE bits remain set only if SS is high).

IMPORTANT: If the SPICSR register is not written first, the SPICR register setting (MSTR

bit) may not be taken into account.

The transmit sequence begins when software writes a byte in the SPIDR register.

MOSI/MISO

Master SS

Slave SS

(if CPHA=0)

Slave SS

(if CPHA=1)

Byte 1

Byte 2

Byte 3

SS internal

SSM bit

SSI bit

SS external pin

ST72325AR7-Auto Datasheet(PDF) 128 Page - STMicroelectronics

ST72325AR7-Auto Datasheet(HTML) 128 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL