| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
ST72325AR7-Auto Datasheet(PDF) 70 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST72325AR7-Auto Datasheet(HTML) 70 Page - STMicroelectronics |
|
70 / 243 page ![]() Obsolete Product(s) - Obsolete Product(s) Power saving modes ST72325xxx-Auto 70/243 Doc ID 13770 Rev 3 Figure 28. Active Halt mode flowchart 1. Peripheral clocked with an external clock source can still be active. 2. Before servicing an interrupt, the CC register is pushed on the stack. The I[1:0] bits of the CC register are set to the current software priority level of the interrupt routine and restored when the CC register is popped. 8.4.2 Halt mode The Halt mode is the lowest power consumption mode of the MCU. It is entered by executing the ‘HALT’ instruction when the OIE bit of the Main Clock Controller Status register (MCCSR) is cleared (see Section 11: Main clock controller with real-time clock and beeper (MCC/RTC)for more details on the MCCSR register). The MCU can exit Halt mode on reception of either a specific interrupt (see Table 21: Interrupt mapping) or a RESET. When exiting Halt mode by means of a RESET or an interrupt, the oscillator is immediately turned on and the 256 or 4096 CPU cycle delay is used to stabilize the oscillator. After the start up delay, the CPU resumes operation by servicing the interrupt or by fetching the reset vector which woke it up (see Figure 30). When entering Halt mode, the I[1:0] bits in the CC register are forced to ‘10b’ to enable interrupts. Therefore, if an interrupt is pending, the MCU wakes up immediately. In Halt mode, the main oscillator is turned off causing all internal processing to be stopped, including the operation of the on-chip peripherals. All peripherals are not clocked except the HALT INSTRUCTION RESET Y N N Y CPU OSCILLATOR PERIPHERALS(1) I[1:0] BITS ON OFF 10 OFF FETCH RESET VECTOR OR SERVICE INTERRUPT CPU OSCILLATOR PERIPHERALS I[1:0] BITS ON OFF XX(2) ON CPU OSCILLATOR PERIPHERALS I[1:0] BITS ON ON XX(2) ON 256 OR 4096 CPU CLOCK CYCLE DELAY (MCCSR.OIE = 1) INTERRUPT |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |