| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
SPC560D40L1 Datasheet(PDF) 44 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
SPC560D40L1 Datasheet(HTML) 44 Page - STMicroelectronics |
|
44 / 90 page ![]() Electrical characteristics SPC560D30x, SPC56040Dx 44/90 Doc ID 16315 Rev 7 4.9 Power management electrical characteristics 4.9.1 Voltage regulator electrical characteristics The device implements an internal voltage regulator to generate the low voltage core supply VDD_LV from the high voltage ballast supply VDD_BV. The regulator itself is supplied by the common I/O supply VDD. The following supplies are involved: ● HV: High voltage external power supply for voltage regulator module. This must be provided externally through VDD power pin. ● BV: High voltage external power supply for internal ballast module. This must be provided externally through VDD_BV power pin. Voltage values should be aligned with VDD. ● LV: Low voltage internal power supply for core, FMPLL and flash digital logic. This is generated by the internal voltage regulator but provided outside to connect stability ttr CC D Output transition time output pin(3) MEDIUM configuration CL = 25 pF, VDD = 5.0 V ± 10%, PAD3V5V = 0 —— 10 ns CL = 50 pF, VDD = 5.0 V ± 10%, PAD3V5V = 0 —— 20 CL = 100 pF, VDD = 5.0 V ± 10%, PAD3V5V = 0 —— 40 CL = 25 pF, VDD = 3.3 V ± 10%, PAD3V5V = 1 —— 12 CL = 50 pF, VDD = 3.3 V ± 10%, PAD3V5V = 1 —— 25 CL = 100 pF, VDD = 3.3 V ± 10%, PAD3V5V = 1 —— 40 WFRST SR P RESET input filtered pulse —— — 40 ns WNFRST SR P RESET input not filtered pulse — 1000 — — ns |IWPU|CC P Weak pull-up current absolute value VDD = 3.3 V ± 10%, PAD3V5V = 1 10 — 150 µA VDD = 5.0 V ± 10%, PAD3V5V = 0 10 — 150 VDD = 5.0 V ± 10%, PAD3V5V = 1 (4) 10 — 250 1. VDD = 3.3 V ± 10% / 5.0 V ± 10%, TA = 40 to 125 °C, unless otherwise specified 2. This is a transient configuration during power-up, up to the end of reset PHASE2 (refer to RGM module section of the device reference manual). 3. CL includes device and package capacitance (CPKG <5 pF). 4. The configuration PAD3V5 = 1 when VDD = 5 V is only transient configuration during power-up. All pads but RESET are configured in input or in high impedance state. Table 23. Reset electrical characteristics (continued) Symbol C Parameter Conditions(1) Value Unit Min Typ Max |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |