MPC5634MF0MMGA6 datasheet(50/118 Pages) FREESCALE

50 / 118 page

2 Values in this column refer to registers in the System Integration Unit (SIU). The actual register name is “SIU_PCR” suffixed by the PCR number. For

example, PCR[190] refers to the SIU register named SIU_PCR190.

3 The Pad Configuration Register (PCR) PA field is used by software to select pin function.

4 The VDDE and VDDEH supply inputs are broken into segments. Each segment of slow I/O pins (VDDEH) may have a separate supply in the 3.3 V to 5.0 V

range (-10%/+5%). Each segment of fast I/O (VDDE) may have a separate supply in the 1.8 V to 3.3 V range (+/- 10%).

5 Terminology is O - output, I - input, Up - weak pull up enabled, Down - weak pull down enabled, Low - output driven low, High - output driven high. A dash

for the function in this column denotes that both the input and output buffer are turned off.

6 Function after reset of GPI is general purpose input. A dash for the function in this column denotes that both the input and output buffer are turned off.

7 Not available on 1 MB version of 176-pin package.

8 Not available on 1 MB version of 208-pin package.

9 The GPIO functions on GPIO206 and GPIO207 can be selected as trigger functions in the SIU for the ADC by making the proper selections in the

SIU_ETISR and SIU_ISEL3 registers in the SIU.

10 Signals in this section are available only on calibration package.

11 On the calibration package, the Nexus function on this pin is enabled when the NEXUSCFG pin is high and Nexus is configured to full port mode. On the

208-pin package, the Nexus function on this pin is enabled permanently.

12 In the calibration package, the I/O segment containing this pin is called VDDE12.

13 In the 208-pin package, the I/O segment containing this pin is called VDDE7

14 When configured as Nexus (208-pin package or calibration package with NEXUSCFG=1), and JCOMP is asserted during reset, MDO[0] is driven high until

the crystal oscillator becomes stable, at which time it is then negated.

15 The function of this pin is Nexus when NEXUSCFG is high.

16 High when the pin is configured to Nexus, low otherwise.

17 O/Low for the calibration with NEXUSCFG=0; I/Up otherwise.

18 ALT_ADDR/Low for the calibration package with NEXUSCFG=0; EVTI/Up otherwise.

19 In 176-pin and 208-pin packages, the Nexus function is disabled and the pin/ball has the secondary function

20 This signal is not available in the 176-pin package.

21 The primary function is not selected via the PA field when the pin is a Nexus signal. Instead, it is activated by the Nexus controller.

22 TDI and TDO are required for JTAG operation.

23 The primary function is not selected via the PA field when the pin is a JTAG signal. Instead, it is activated by the JTAG controller.

24 The function and state of the CAN_A and eSCI_A pins after execution of the BAM program is determined by the BOOTCFG1 pin.

25 ETPUA[24:29] are input and output. The input muxing is controlled by SIU_ISEL8 register.

26 eTPU_A[25] is an output only function.

27 Only the output channels of eTPU[8:9] are connected to pins.

28 Only the output of eMIOS[12] is connected to the pin. The DSPI_C_SOUT is not available in this device.

29 The function after reset of the XTAL pin is determined by the value of the signal on the PLLCFG[1] pin. When bypass mode is chosen XTAL has no function

and should be grounded.

30 The function after reset of the EXTAL_EXTCLK pin is determined by the value of the signal on the PLLCFG[1] pin. If the EXTCLK function is chosen, the

valid operating voltage for the pin is 1.62 V to 3.6 V. If the EXTAL function is chosen, the valid operating voltage is 3.3 V.

31 VSSPLL and VSSREG are connected to the same pin.

32 This pin is shared by two pads: VDDA_AN, using pad_vdde_hv, and VDDA_DIG, using pad_vdde_int_hv.

33 This pin is shared by two pads: VSSA_AN, using pad_vsse_hv, and VSSA_DIG, using pad_vsse_int_hv.

Because of an order from the United States International Trade Commission, BGA-packaged product lines and part numbers indicated here currently are not available

from Freescale for import or sale in the United States prior to September 2010: MPC5634M and MPC5633M products in 208 MAPBGA packages

MPC5634MF0MMGA6 Datasheet(PDF) 50 Page - Freescale Semiconductor, Inc

MPC5634MF0MMGA6 Datasheet(HTML) 50 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL