ST72325AR9-Auto datasheet(51/243 Pages) STMICROELECTRONICS

No. de pieza	ST72325AR9-Auto

Descripción Electrónicos	SCI asynchronous serial interface

PDF	243 Pages

Scroll/Zoom	100%

Fabricante Electrónico	STMICROELECTRONICS [STMicroelectronics]

Página de inicio	http://www.st.com

Logo

51 / 243 page

Obsolete

Product(s)

- Obsolete

Product(s)

ST72325xxx-Auto

Supply, reset and clock management

Doc ID 13770 Rev 3

51/243

6.6.4

Low power modes

6.6.5

Interrupts

The CSS or AVD interrupt eventsgenerate an interrupt if the corresponding Enable Control

Bit (CSSIE or AVDIE) is set and the interrupt mask in the CC register is reset (RIM

instruction).

Figure 18.

Clock filter function

Table 12.

Effect of low power modes on SI

Mode

Effect

Wait

No effect on SI. CSS and AVD interrupts cause the device to exit from Wait mode.

Halt

The SICSR register is frozen.The CSS (including the safe oscillator) is disabled until

HALT mode is exited. The previous CSS configuration resumes when the MCU is woken

up by an interrupt with “exit from HALT mode” capability or from the counter reset value

when the MCU is woken up by a RESET.

Table 13.

CSS AVD interrupt control/wake-up capability

Interrupt event

Event flag

Enable control bit

Exit from Wait

Exit from Halt

CSS event

detection (safe

oscillator

activated as main

clock)

CSSD

CSSIE

Yes

AVD event

AVDF

AVDIE

Yes

fOSC2

fCPU

fOSC2

fCPU

fSFOSC

Clock Filter Function

Clock Detection Function

ST72325AR9-Auto Datasheet(PDF) 51 Page - STMicroelectronics

ST72325AR9-Auto Datasheet(HTML) 51 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL