TNETV1644ZDU6 datasheet(249/306 Pages) TI1

249 / 306 page

TMS320DM6437

Digital Media Processor

www.ti.com

SPRS345D – NOVEMBER 2006 – REVISED JUNE 2008

Table 6-61. Switching Characteristics Over Recommended Operating Conditions for McBSP(1)(2)

(see Figure 6-34)

-7/-6/-5/-4

-L/-Q6/-Q5/-Q4

NO.

PARAMETER

UNIT

MIN

MAX

Delay time, CLKS high to CLKR/X high for internal CLKR/X

td(CKSH-CKRXH)

generated from CLKS input

tc(CKRX)

Cycle time, CLKR/X

CLKR/X int

2P(3)(4)(5)

tw(CKRX)

Pulse duration, CLKR/X high or CLKR/X low

CLKR/X int

C - 2(6)

C + 2(6)

td(CKRH-FRV)

Delay time, CLKR high to internal FSR valid

CLKR int

-4

5.5

CLKX int

-4

5.5

td(CKXH-FXV)

Delay time, CLKX high to internal FSX valid

CLKX ext

2.5

14.5

CLKX int

-5.5

7.5

Disable time, DX high impedance following

tdis(CKXH-DXHZ)

last data bit from CLKX high

CLKX ext

-2.1

CLKX int

-4 + D1(7)

5.5 + D2(7)

td(CKXH-DXV)

Delay time, CLKX high to DX valid

CLKX ext

2.5 + D1(7)

14.5 + D2(7)

Delay time, FSX high to DX valid

FSX int

-4(8)

5(8)

td(FXH-DXV)

ONLY applies when in data

FSX ext

1(8)

14.5(8)

delay 0 (XDATDLY = 00b) mode

(1)

CLKRP = CLKXP = FSRP = FSXP = 0. If polarity of any of the signals is inverted, then the timing references of that signal are also

inverted.

(2)

Minimum delay times also represent minimum output hold times.

(3)

Minimum CLKR/X cycle times must be met, even when CLKR/X is generated by an internal clock source. Minimum CLKR/X cycle times

are based on internal logic speed; the maximum usable speed may be lower due to EDMA limitations and AC timing requirements.

(4)

P = SYSCLK3 period in ns. For example, when running parts at 600 MHz, use P = 10 ns.

(5)

Use whichever value is greater.

(6)

C = H or L

S = sample rate generator input clock = P if CLKSM = 1 (P = SYSCLK3 period)

S = sample rate generator input clock = P_clks if CLKSM = 0 (P_clks = CLKS period)

H = CLKX high pulse width = (CLKGDV/2 + 1) * S if CLKGDV is even

H = (CLKGDV + 1)/2 * S if CLKGDV is odd

L = CLKX low pulse width = (CLKGDV/2) * S if CLKGDV is even

L = (CLKGDV + 1)/2 * S if CLKGDV is odd

CLKGDV should be set appropriately to ensure the McBSP bit rate does not exceed the maximum limit (see (4) above).

(7)

Extra delay from CLKX high to DX valid applies only to the first data bit of a device, if and only if DXENA = 1 in SPCR.

if DXENA = 0, then D1 = D2 = 0

if DXENA = 1, then D1 = 6P, D2 = 12P

(8)

Extra delay from FSX high to DX valid applies only to the first data bit of a device, if and only if DXENA = 1 in SPCR.

if DXENA = 0, then D1 = D2 = 0

if DXENA = 1, then D1 = 6P, D2 = 12P

Submit Documentation Feedback

Peripheral Information and Electrical Specifications

249

TNETV1644ZDU6 Datasheet(PDF) 249 Page - Texas Instruments

TNETV1644ZDU6 Datasheet(HTML) 249 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL