 |
Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
|
Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
TNETV1644ZDU6 Datasheet(PDF) 246 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TNETV1644ZDU6 Datasheet(HTML) 246 Page - Texas Instruments |
|
|
246 / 306 page  6.14 Multichannel Buffered Serial Port (McBSP) 6.14.1 McBSP Peripheral Register Description(s) TMS320DM6437 Digital Media Processor SPRS345D – NOVEMBER 2006 – REVISED JUNE 2008 www.ti.com The McBSP provides these functions: • Full-duplex communication • Double-buffered data registers, which allow a continuous data stream • Independent framing and clocking for receive and transmit • Direct interface to industry-standard codecs, analog interface chips (AICs), and other serially connected analog-to-digital (A/D) and digital-to-analog (D/A) devices • External shift clock or an internal, programmable frequency shift clock for data transfer If internal clock source is used, the CLKGDV field of the Sample Rate Generator Register (SRGR) must always be set to a value of 1 or greater. For more detailed information on the McBSP peripheral, see the TMS320DM643x DMP Multichannel Buffered Serial Port (McBSP) User's Guide (literature number SPRU943). Table 6-58. McBSP 0 Registers HEX ADDRESS RANGE ACRONYM REGISTER NAME COMMENTS The CPU and EDMA3 controller can only read 01D0 0000 DRR0 McBSP0 Data Receive Register this register; they cannot write to it. 01D0 0004 DXR0 McBSP0 Data Transmit Register 01D0 0008 SPCR0 McBSP0 Serial Port Control Register 01D0 000C RCR0 McBSP0 Receive Control Register 01D0 0010 XCR0 McBSP0 Transmit Control Register 01D0 0014 SRGR0 McBSP0 Sample Rate Generator register 01D0 0018 MCR0 McBSP0 Multichannel Control Register McBSP0 Enhanced Receive Channel Enable Register 01D0 001C RCERE00 0 Partition A/B McBSP0 Enhanced Transmit Channel Enable Register 01D0 0020 XCERE00 0 Partition A/B 01D0 0024 PCR0 McBSP0 Pin Control Register McBSP0 Enhanced Receive Channel Enable Register 01D0 0028 RCERE10 1 Partition C/D McBSP0 Enhanced Transmit Channel Enable Register 01D0 002C XCERE10 1 Partition C/D McBSP0 Enhanced Receive Channel Enable Register 01D0 0030 RCERE20 2 Partition E/F McBSP0 Enhanced Transmit Channel Enable Register 01D0 0034 XCERE20 2 Partition E/F McBSP0 Enhanced Receive Channel Enable Register 01D0 0038 RCERE30 3 Partition G/H McBSP0 Enhanced Transmit Channel Enable Register 01D0003C XCERE30 3 Partition G/H 01D0 0040 - 01D0 07FF - Reserved Table 6-59. McBSP 1 Registers HEX ADDRESS RANGE ACRONYM REGISTER NAME COMMENTS The CPU and EDMA controller can only read 01D0 0800 DRR1 McBSP1 Data Receive Register this register; they cannot write to it. Peripheral Information and Electrical Specifications 246 Submit Documentation Feedback |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Spanish ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
