Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

TNETV1644ZDU6 Datasheet(PDF) 248 Page - Texas Instruments

Click here to check the latest version.
No. de pieza TNETV1644ZDU6
Descripción Electrónicos  Digital Media Processor
PDF  306 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  TI1 [Texas Instruments]
Página de inicio  http://www.ti.com
Logo TI1 - Texas Instruments

TNETV1644ZDU6 Datasheet(HTML) 248 Page - Texas Instruments

Back Button TNETV1644ZDU6 Datasheet HTML 244Page - Texas Instruments TNETV1644ZDU6 Datasheet HTML 245Page - Texas Instruments TNETV1644ZDU6 Datasheet HTML 246Page - Texas Instruments TNETV1644ZDU6 Datasheet HTML 247Page - Texas Instruments TNETV1644ZDU6 Datasheet HTML 248Page - Texas Instruments TNETV1644ZDU6 Datasheet HTML 249Page - Texas Instruments TNETV1644ZDU6 Datasheet HTML 250Page - Texas Instruments TNETV1644ZDU6 Datasheet HTML 251Page - Texas Instruments TNETV1644ZDU6 Datasheet HTML 252Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 248 / 306 page
background image
6.14.2 McBSP Electrical Data/Timing
6.14.2.1
Multichannel Buffered Serial Port (McBSP) Timing
TMS320DM6437
Digital Media Processor
SPRS345D – NOVEMBER 2006 – REVISED JUNE 2008
www.ti.com
Table 6-60. Timing Requirements for McBSP(1) (see Figure 6-34)
-7/-6/-5/-4
-L/-Q6/-Q5/-Q4
NO.
UNIT
MIN
MAX
2
tc(CKRX)
Cycle time, CLKR/X
CLKR/X ext
2P(2)(3)
ns
3
tw(CKRX)
Pulse duration, CLKR/X high or CLKR/X low
CLKR/X ext
P - 1(4)
ns
CLKR int
14
5
tsu(FRH-CKRL)
Setup time, external FSR high before CLKR low
ns
CLKR ext
4
CLKR int
6
6
th(CKRL-FRH)
Hold time, external FSR high after CLKR low
ns
CLKR ext
4
CLKR int
14
7
tsu(DRV-CKRL)
Setup time, DR valid before CLKR low
ns
CLKR ext
4
CLKR int
3
8
th(CKRL-DRV)
Hold time, DR valid after CLKR low
ns
CLKR ext
3.5
CLKX int
14
10
tsu(FXH-CKXL)
Setup time, external FSX high before CLKX low
ns
CLKX ext
4
CLKX int
6
11
th(CKXL-FXH)
Hold time, external FSX high after CLKX low
ns
CLKX ext
3
(1)
CLKRP = CLKXP = FSRP = FSXP = 0. If polarity of any of the signals is inverted, then the timing references of that signal are also
inverted.
(2)
P = SYSCLK3 period in ns. For example, when running parts at 600 MHz, use P = 10 ns.
(3)
Use whichever value is greater. Minimum CLKR/X cycle times must be met, even when CLKR/X is generated by an internal clock
source. The minimum CLKR/X cycle times are based on internal logic speed; the maximum usable speed may be lower due to EDMA
limitations and AC timing requirements.
(4)
This parameter applies to the maximum McBSP frequency. Operate serial clocks (CLKR/X) in the reasonable range of 40/60 duty cycle.
Peripheral Information and Electrical Specifications
248
Submit Documentation Feedback



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com