PM0214 datasheet(34/245 Pages) STMICROELECTRONICS

34 / 245 page

The Cortex-M4 processor

PM0214

34/245

DocID022708 Rev 4

The pairs of Load-Exclusive and Store-Exclusive instructions are:

•

The word instructions LDREX and STREX

•

The halfword instructions LDREXH and STREXH

•

The byte instructions LDREXB and STREXB.

Software must use a Load-Exclusive instruction with the corresponding Store-Exclusive

instruction.

To perform a guaranteed read-modify-write of a memory location, software must:

Use a Load-Exclusive instruction to read the value of the location.

Update the value, as required.

Use a Store-Exclusive instruction to attempt to write the new value back to the memory

location.

Test the returned status bit. If this bit is:

0: The read-modify-write completed successfully,

1: No write was performed. This indicates that the value returned at step 1 might be out

of date. The software must retry the read-modify-write sequence,

Software can use the synchronization primitives to implement a semaphores as follows:

Use a Load-Exclusive instruction to read from the semaphore address to check

whether the semaphore is free.

If the semaphore is free, use a Store-Exclusive to write the claim value to the

semaphore address.

If the returned status bit from step 2 indicates that the Store-Exclusive succeeded then

the software has claimed the semaphore. However, if the Store-Exclusive failed,

another process might have claimed the semaphore after software performed step 1.

The Cortex-M4 includes an exclusive access monitor, that tags the fact that the processor

has executed a Load-Exclusive instruction. If the processor is part of a multiprocessor

system, the system also globally tags the memory locations addressed by exclusive

accesses by each processor.

The processor removes its exclusive access tag if:

•

It executes a CLREX instruction

•

It executes a Store-Exclusive instruction, regardless of whether the write succeeds.

•

An exception occurs. This means the processor can resolve semaphore conflicts

between different threads.

In a multiprocessor implementation, executing a:

•

CLREX instruction removes only the local exclusive access tag for the processor

•

Store-Exclusive instruction, or an exception. removes the local exclusive access tags,

and global exclusive access tags for the processor.

For more information about the synchronization primitive instructions, see LDREX and

STREX on page 78 and CLREX on page 79.

PM0214 Datasheet(PDF) 34 Page - STMicroelectronics

PM0214 Datasheet(HTML) 34 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL