| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
PM0214 Datasheet(PDF) 18 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
PM0214 Datasheet(HTML) 18 Page - STMicroelectronics |
|
18 / 245 page ![]() The Cortex-M4 processor PM0214 18/245 DocID022708 Rev 4 General-purpose registers R0-R12 are 32-bit general-purpose registers for data operations. Stack pointer The Stack Pointer (SP) is register R13. In Thread mode, bit[1] of the CONTROL register indicates the stack pointer to use: • 0: Main Stack Pointer (MSP). This is the reset value. • 1: Process Stack Pointer (PSP). On reset, the processor loads the MSP with the value from address 0x00000000. Link register The Link Register (LR) is register R14. It stores the return information for subroutines, function calls, and exceptions. On reset, the processor loads the LR value 0xFFFFFFFF. Program counter The Program Counter (PC) is register R15. It contains the current program address. On reset, the processor loads the PC with the value of the reset vector, which is at address 0x00000004. Bit[0] of the value is loaded into the EPSR T-bit at reset and must be 1. Program status register The Program Status Register (PSR) combines: • Application Program Status Register (APSR) • Interrupt Program Status Register (IPSR) • Execution Program Status Register (EPSR) PSR read-write Privileged 0x01000000 Program status register on page 18 ASPR read-write Either Unknown Application program status register on page 20 IPSR read-only Privileged 0x00000000 Interrupt program status register on page 21 EPSR read-only Privileged 0x01000000 Execution program status register on page 21 PRIMASK read-write Privileged 0x00000000 Priority mask register on page 23 FAULTMASK read-write Privileged 0x00000000 Fault mask register on page 23 BASEPRI read-write Privileged 0x00000000 Base priority mask register on page 24 CONTROL read-write Privileged 0x00000000 CONTROL register on page 24 1. Describes access type during program execution in thread mode and Handler mode. Debug access can differ. 2. An entry of Either means privileged and unprivileged software can access the register. Table 3. Core register set summary (continued) Name Type(1) Required privilege(2) Reset value Description |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |