Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

PCF8811U/2DA/1 Datasheet(PDF) 29 Page - NXP Semiconductors

No. de pieza PCF8811U/2DA/1
Descripción Electrónicos  80 x 128 pixels matrix LCD driver
PDF  81 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  NXP [NXP Semiconductors]
Página de inicio  http://www.nxp.com
Logo NXP - NXP Semiconductors

PCF8811U/2DA/1 Datasheet(HTML) 29 Page - NXP Semiconductors

Back Button PCF8811U/2DA/1 Datasheet HTML 25Page - NXP Semiconductors PCF8811U/2DA/1 Datasheet HTML 26Page - NXP Semiconductors PCF8811U/2DA/1 Datasheet HTML 27Page - NXP Semiconductors PCF8811U/2DA/1 Datasheet HTML 28Page - NXP Semiconductors PCF8811U/2DA/1 Datasheet HTML 29Page - NXP Semiconductors PCF8811U/2DA/1 Datasheet HTML 30Page - NXP Semiconductors PCF8811U/2DA/1 Datasheet HTML 31Page - NXP Semiconductors PCF8811U/2DA/1 Datasheet HTML 32Page - NXP Semiconductors PCF8811U/2DA/1 Datasheet HTML 33Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 29 / 81 page
background image
PCF8811_4
© NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 04 — 27 June 2008
29 of 81
NXP Semiconductors
PCF8811
80 x 128 pixels matrix LCD driver
Any instruction can be sent in any order to the PCF8811; the MSB is transmitted first. The
serial interface is initialized when SCE is HIGH. In this state, SCLK clock pulses have no
effect and no power is consumed by the serial interface. A falling edge on SCE enables
the serial interface and indicates the start of data transmission.
Figure 21, Figure 22 and Figure 23 show the protocol of the write mode:
when SCE is HIGH, SCLK clocks are ignored; during the HIGH time of SCE the serial
interface is initialized
SCLK must be LOW on the falling SCE edge; see Figure 41
SDATA is sampled on the rising edge of SCLK
D/C indicates, whether the byte is a command (D/C = 0) or RAM data (D/C = 1); it is
sampled on the first rising SCLK edge
If SCE stays LOW after the last bit of a data/command byte, the serial interface
receives the D/C bit of the next byte on the next rising edge of SCLK; see Figure 22
A reset pulse RES interrupts the transmission. The data being written into the RAM
may be corrupted. The registers are cleared. If SCE is LOW after the rising edge of
RES, the serial interface is ready to receive the D/C bit of a data/command byte;
see Figure 23.
Fig 20. Serial data stream; write mode
D/C DB7 DB6 DB5 DB4 DB3
Transmission Byte (TB) (command byte or data byte)
DB2 DB1 DB0
MSB
LSB
mgu278
TB
D/C
TB
D/C
TB
D/C
Fig 21. Write mode: a control bit followed by a transmission byte
SCE
D
/C
SCLK
SDATA
DB7
DB6
DB5
DB4
DB3
DB2
DB1
DB0
001aai348



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com