ADP5020

Rev. 0 | Page 16 of

28

Table 15. REG_CONTROL_STATUS Register, Address 0x03

Bit

Bit Name

Access

Default

Description

7

BK1_EN

R/W

0

1 = turns on the Buck 1 regulator. If the EN pin is high, the sequencer is ignored.

6

BK2_EN

R/W

0

1 = turns on the Buck 2 regulator. If the EN pin is high, the sequencer is ignored.

5

LDO_EN

R/W

0

1 = turns on the LDO regulator. If the EN pin is high, the sequencer is ignored.

4

EN_ALL

R/W

0

1 = turns on all regulators, following sequencer programming. BK1_EN, BK2_EN, and

LDO_EN must all be set to 0 for this bit to function.

3

BK1_PGOOD

R

0

Power good status for Buck 1.

1 = power good (POK).

0 = fail.

2

BK2_PGOOD

R

0

Power good status for Buck 2.

1 = power good (POK).

0 = fail.

1

LDO_PGOOD

R

0

Power good status for LDO.

1 = power good (POK).

0 = fail.

0

FORCE_XS

R/W

0

1 = the XSHTDN pin is controlled by the power good signals.

0 = the XSHTDN pin is held low unless the EN pin is high, regardless of regulator status.

If EN is high, this bit is ignored in controlling the XSHTDN pin (acts as if FORCE_XS = 1).

Table 16. OPERATIONAL_CONTROL Register, Address 0x04

Bit

Bit Name

Access

Default

Description

7

Reserved

N/A

N/A

Reserved.

6

SYNC_9P61

R/W

0

1 = a 9.6 MHz clock is on the SYNC pin. The SYNC frequency is divided by 3 and used as

clock frequency for switching regulators.

5

SYNC_19P21

R/W

0

1 = a 19.2 MHz clock is on the SYNC pin. The SYNC frequency is divided by 6 and used as

clock frequency for switching regulators.

1 for both SYNC_9P6 and SYNC_19P2 = invalid setting.

0 for both SYNC_9P6 and SYNC_19P2 = clock synchronization is disabled, and the device

operates with the 3 MHz internal clock.

4

SYNC_AC1

R/W

0

1 = the ac path is used for the SYNC input.

0 = the dc path is used (default).

3

BK1_XSHTDN

R/W

Fuse

0 = power good for Buck 1 must be high for XSHTDN to go high (default).

1 = Buck 1 power good is ignored.

2

BK2_XSHTDN

R/W

Fuse

0 = power good for Buck 2 must be high for XSHTDN to go high (default).

1 = Buck 2 power good is ignored.

1

LDO_XSHTDN

R/W

Fuse

0 = LDO power good must be high for XSHTDN to go high (default).

1 = LDO power good is ignored.

0

TSD

R/W

0

Shows a latched status of a thermal shutdown (TSD) event.

1 = TSD is active.

Must be cleared to 0 by user program to enable the regulators. If this bit remains set to 1,

regulator activation is inhibited, as in a thermal shutdown event.

Table 17. EN_CONTROL Register, Address 0x05

Bit

Bit Name

Access

Default

Description

[7:2]

Reserved

N/A

N/A

Reserved.

1

ENO_HIZ_BAR

R/W

0

0 = the EN/GPIO pin is in high impedance, and the EN function is selected.

1 = GPIO output is selected, and the EN function is ignored.

0

ENO_DRV

R/W

0

Active only when ENO_HIZ_BAR = 1 (GPIO).

0 = GPIO output is set to low.

1 = GPIO output is set to high.