TBD datasheet(56/80 Pages) FREESCALE

No. de pieza	TBD

Descripción Electrónicos	Quad Core Digital Signal Processor

PDF	80 Pages

Scroll/Zoom	100%

Fabricante Electrónico	FREESCALE [Freescale Semiconductor, Inc]

Página de inicio	http://www.freescale.com

Logo

56 / 80 page

MSC8144E Quad Core Digital Signal Processor Data Sheet, Rev. 6

Freescale Semiconductor

Figure 29 shows the RMII transmit and receive AC timing diagram.

Figure 30 provides the AC test load.

2.7.10.5

SMII AC Timing Specification

Figure 31 provides the AC test load.

Figure 29. RMII Transmit and Receive AC Timing

Figure 30. AC Test Load

Table 49. SMII Mode Signal Timing

Characteristics

Symbol

Min

Max

Unit

ETHSYNC_IN, ETHRXD to ETHCLOCK rising edge set-up time

tSMDVKH

1.5

—

ETHCLOCK rising edge to ETHSYNC_IN, ETHRXD hold time

tSMDXKH

1.0

—

ETHCLOCK rising edge to ETHSYNC, ETHTXD output delay

tSMXR

1.5

5.0

Notes:

Typical REF_CLK clock period is 8ns

Measured using a 5 pF load.

Measured using a 15 pF load

REF_CLK duty cycle is TBD.

Program GCR4 as 0x00002008

REF_CLK

TXD[1–0]

tRMTKHDX

tRMX

tRMXH

tRMXR

tRMXF

TX_EN

RXD[1–0]

tRMRDXKH

CRS_DV

RX_ER

tRMRDVKH

Valid Data

Output

Z0 = 50 Ω

VDDGE/2

RL = 50 Ω

TBD Datasheet(PDF) 56 Page - Freescale Semiconductor, Inc

TBD Datasheet(HTML) 56 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

Datasheet Descarga

Enlace URL