Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

TBD Datasheet(PDF) 53 Page - Freescale Semiconductor, Inc

No. de pieza TBD
Descripción Electrónicos  Quad Core Digital Signal Processor
PDF  80 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  FREESCALE [Freescale Semiconductor, Inc]
Página de inicio  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

TBD Datasheet(HTML) 53 Page - Freescale Semiconductor, Inc

Back Button TBD Datasheet HTML 49Page - Freescale Semiconductor, Inc TBD Datasheet HTML 50Page - Freescale Semiconductor, Inc TBD Datasheet HTML 51Page - Freescale Semiconductor, Inc TBD Datasheet HTML 52Page - Freescale Semiconductor, Inc TBD Datasheet HTML 53Page - Freescale Semiconductor, Inc TBD Datasheet HTML 54Page - Freescale Semiconductor, Inc TBD Datasheet HTML 55Page - Freescale Semiconductor, Inc TBD Datasheet HTML 56Page - Freescale Semiconductor, Inc TBD Datasheet HTML 57Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 53 / 80 page
background image
MSC8144E Quad Core Digital Signal Processor Data Sheet, Rev. 6
Freescale Semiconductor
53
2.7.9
Timer Timing
Figure 24 shows the timer input AC timing
2.7.10
Ethernet Timing
This section describes the AC electrical characteristics for the Ethernet interface.
There are programmable delay units (PDU) that should be programmed differently for each Interface to meet timing. There is
a general configuration register 4 (GCR4) used to configure the timing. For additional information, see the MSC8144E
Reference Manual.
2.7.10.1
Management Interface Timing
Table 44. Timer Timing
Characteristics
Symbol
Min
Unit
TIMERx frequency
TTMREFCLK
10.0
ns
TIMERx Input high phase
TTMCH
4.0
ns
TIMERx Output low phase
TTMCL
4.0
ns
Figure 24. Timer Timing
Table 45. Ethernet Controller Management Interface Timing
Characteristics
Symbol
Min
Max
Unit
ETHMDC clock pulse width high
tMDCH
32
—
ns
ETHMDC to ETHMDIO delay2
tMDKHDX
10
70
ns
ETHMDIO to ETHMDC rising edge set-up time
tMDDVKH
7—
ns
ETHMDC rising edge to ETHMDIO hold time
tMDDXKH
0—
ns
ETHMDC rise time.
tMDCR
—10
ns
ETHMDC fall time.
tMDHF
—10
ns
Notes:
1.
Program the ETHMDC frequency (fMDC) to a maximum value of 2.5 MHz (400 ns period for tMDC). The value depends on the
source clock and configuration of MIIMCFG[MCS] and UPSMR[MDCP]. For example, for a source clock of 400 MHz, to
achieve fMDC = 2.5 MHz, program MIIMCFG[MCS] = 0x4 and UPSMR[MDCP] = 0. See the MSC8144E Reference Manual for
configuration details.
2.
The value depends on the source clock. For example, for a source clock of 267 MHz, the delay is 70 ns. For a source clock of
333 MHz, the delay is 58 ns.
TTMREFCLK
TTMCL
TTMCH
TIMERx (Input)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com