LIS2DUX12TR datasheet(82/102 Pages) STMICROELECTRONICS

No. de pieza	LIS2DUX12TR

Descripción Electrónicos	Ultralow-power accelerometer with AI & anti-aliasing

PDF	102 Pages

Scroll/Zoom	100%

Fabricante Electrónico	STMICROELECTRONICS [STMicroelectronics]

Página de inicio	http://www.st.com

Logo

82 / 102 page

10.37

FSM_ODR (39h)

Finite state machine output data rate configuration register (R/W)

Table 207. FSM_ODR register

0(1)

1(2)

FSM_ODR_2 FSM_ODR_1 FSM_ODR_0

0(1)

1. This bit must be set to 0 for the correct operation of the device.

2. This bit must be set to 1 for the correct operation of the device.

Table 208. FSM_ODR register description

FSM_ODR_[2:0]

Finite state machine ODR configuration:

(000: 12.5 Hz;

001: 25 Hz (default);

010: 50 Hz;

011: 100 Hz;

100: 200 Hz;

101: 400 Hz;

110: 800 Hz)

10.38

MLC_ODR (3Ah)

Machine learning core output data rate configuration register (R/W)

Table 209. MLC_ODR register

0(1)

MLC_ODR_2 MLC_ODR_1 MLC_ODR_0

0(1)

1(2)

1. This bit must be set to 0 for the correct operation of the device.

2. This bit must be set to 1 for the correct operation of the device.

Table 210. MLC_ODR register description

MLC_ODR_[2:0]

Machine learning core ODR configuration:

(000: 12.5 Hz;

001: 25 Hz (default);

010: 50 Hz;

011: 100 Hz;

100: 200 Hz)

LIS2DUX12

FSM_ODR (39h)

DS14071 - Rev 2

page 82/102

LIS2DUX12TR Datasheet(PDF) 82 Page - STMicroelectronics

LIS2DUX12TR Datasheet(HTML) 82 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL