| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
WM8581 Datasheet(PDF) 13 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8581 Datasheet(HTML) 13 Page - Wolfson Microelectronics plc |
|
13 / 94 page ![]() Product Preview WM8581 w PP Rev 1.0 March 2006 13 DIGITAL AUDIO INTERFACE – MASTER MODE PAIFRX_BCLK/ PAIFTX_BCLK/ SAIF_BCLK (Output) DOUT/ SAIF_DOUT PAIFRX_LRCLK/ PAIFTX_LRCLK/ SAIF_LRCLK (Outputs) t DL DIN1/2/3/4 SAIF_DIN t DDA t DHT t DST Figure 2 Digital Audio Data Timing – Master Mode Test Conditions AVDD, PVDD, VREFP = 5V, DVDD = 3.3V, AGND, VREFN, PGND, DGND = 0V, TA = +25 oC, Master Mode, fs = 48kHz, MCLK and ADCMCLK = 256fs unless otherwise stated. PARAMETER SYMBOL TEST CONDITIONS MIN TYP MAX UNIT Audio Data Input Timing Information PAIFTX_LRCLK/ PAIFRX_LRCLK/ SAIF_LRCLK propagation delay from PAIFTX_BCLK/ PAIFRX_BCLK/ SAIF_BCLK falling edge tDL 0 10 ns DOUT/SAIF_DOUT propagation delay from PAIFTX_BCLK/ SAIF_BCLK falling edge tDDA 0 10 ns DIN1/2/3/4/SAIF_DIN setup time to PAIFRX_BCLK/SAIF_BCLK rising edge tDST 10 ns DIN1/2/3/4/SAIF_DIN hold time from PAIFRX_BCLK/SAIF_BCLK rising edge tDHT 10 ns Table 4 Digital Audio Data Timing – Master Mode |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |