DS31256_V01 datasheet(93/183 Pages) MAXIM

93 / 183 page

DS31256 256-Channel, High-Throughput HDLC Controller

93 of 183

Empty Case

The receive free queue is considered empty when the read and write pointers are identical.

Receive Free-Queue Empty State

empty descriptor

read pointer >

empty descriptor

< write pointer

empty descriptor

Full Case

The receive free queue is considered full when the read pointer is ahead of the write pointer by one

descriptor. Therefore, one descriptor must always remain empty.

Receive Free-Queue Full State

valid descriptor

empty descriptor

< write pointer

read pointer >

valid descriptor

Table 9-D describes how to calculate the absolute 32-bit address of the read and write pointers for the

receive free queue.

Table 9-D. Receive Free-Queue Read/Write Pointer Absolute Address

Calculation

BUFFER

ALGORITHM

Absolute Address = Free Queue Base + Write Pointer x 8

Large

Absolute Address = Free Queue Base + Read Pointer x 8

Absolute Address = Free Queue Base + Small Buffer Start x 8 + Write Pointer x 8

Small

Absolute Address = Free Queue Base + Small Buffer Start x 8 + Read Pointer x 8

Table 9-E. Receive Free-Queue Internal Address Storage

NAME

ADDRESS

Receive Free-Queue Base Address 0 (lower word)

RFQBA0

0700h

Receive Free-Queue Base Address 1 (upper word)

RFQBA1

0704h

Receive Free-Queue Large Buffer Host Write Pointer

RFQLBWP

0710h

Receive Free-Queue Large Buffer DMA Read Pointer

RFQLBRP

0718h

Receive Free-Queue Small Buffer Start Address

RFQSBSA

070Ch

Receive Free-Queue Small Buffer Host Write Pointer

RFQSBWP

0714h

Receive Free-Queue Small Buffer DMA Read Pointer

RFQSBRP

071Ch

Receive Free-Queue End Address

RFQEA

0708h

Note: Both RFQSBSA and RFQEA are not absolute addresses, i.e., the absolute end address is “Base + RFQEA x 8.”

DS31256 Datasheet(PDF) 93 Page - Maxim Integrated Products

DS31256 Datasheet(HTML) 93 Page - Maxim Integrated Products

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL