DS31256_V01 datasheet(65/183 Pages) MAXIM

65 / 183 page

DS31256 256-Channel, High-Throughput HDLC Controller

65 of 183

BERTBC0

BERT 32-Bit Bit Counter (lower word)

0510h

BERTBC1

BERT 32-Bit Bit Counter (upper word)

0514h

BERTBC0: BERT Bit Counter 0 (lower word)

Bit #

Name

BERT 32-Bit Bit Counter (lower byte)

Default

Bit #

Name

BERT 32-Bit Bit Counter

Default

BERTBC1: BERT Bit Counter 0 (upper word)

Bit #

Name

BERT 32-Bit Bit Counter

Default

Bit #

Name

BERT 32-Bit Bit Counter (upper byte)

Default

Note: Bits that are underlined are read-only; all other bits are read-write

Bits 0 to 31/BERT 32-Bit Bit Counter (BERTBC0 and BERTBC1). This 32-bit counter increments for each

data bit (i.e., clock) received. This counter is not disabled when the receive BERT loses synchronization. This

counter is loaded with the current bit count value when the LC control bit in the BERTC0 register is toggled from

low (0) to high (1). When full, this counter saturates and sets the BBCO status bit.

BERTEC0

BERT 24-Bit Error Counter (lower) and Status Information

0518h

Bit #

Name

n/a

RA1

RA0

RLOS

BED

BBCO

BECO

SYNC

Default

Bit #

Name

BERT 24-Bit Error Counter (lower byte)

Default

Note: Bits that are underlined are read-only; all other bits are read-write.

Bit 0/Real-Time Synchronization Status (SYNC). Real-time status of the synchronizer (this bit is not latched). Is

set when the incoming pattern matches for 32 consecutive bit positions. Is cleared when six or more bits out of 64

are received in error.

DS31256 Datasheet(PDF) 65 Page - Maxim Integrated Products

DS31256 Datasheet(HTML) 65 Page - Maxim Integrated Products

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL