TNETV1644ZDU6 datasheet(120/306 Pages) TI1

120 / 306 page

3.7.3.6 UART0 Data Block Muxing

3.7.3.7 UART0 Flow Control Block

TMS320DM6437

Digital Media Processor

SPRS345D – NOVEMBER 2006 – REVISED JUNE 2008

www.ti.com

This block of 2 pins consists of UART0 Data and GPIO muxed pins. The PINMUX1.UR0DBK register field

select the pin functions in the UART0 Data Block.

Table 3-27 summarizes the 2 pins in the UART0 Data Block, the multiplexed function on each pin, and the

PINMUX configurations to select the corresponding function.

Table 3-27. UART0 Data Block Muxed Pins Selection

MULTIPLEXED FUNCTIONS

SIGNAL

UART0

GPIO

NAME

FUNCTION

SELECT

FUNCTION

SELECT

URXD0/GP[85]

URXD0

GP[85]

UR0DBK = 1

UR0DBK = 0

UTXD0/GP[86]

UTXD0

GP[86]

As discussed in Section 3.7.3.2, Peripherals Spanning Multiple Pin Mux Blocks, the UART0 pins span

across two Pin Mux Blocks: UART0 Data Block, and UART0 Flow Control Block. For proper UART0

operation, the two pins in the UART0 Data Block must be configured for UART0 data functions. The two

pins in the UART0 Flow Control Block are optional.

Table 3-28 provides a different view of the UART0 Data Block pin muxing, showing the UART0 Data Block

function based on PINMUX1.UR0DBK setting. The selection options are also shown pictorially in

Figure 3-11.

Table 3-28. UART0 Data Block Function Selection

PINMUX1.UR0DBK

BLOCK FUNCTION

RESULTING PIN FUNCTIONS

GPIO (2) (default)

GPIO: GP[86:85]

UART0 Data

UART0: URXD0, UTXD0

In addition, the VDD3P3V_PWDN.UR0DAT field determines the power state of the UART0 Data Block

pins. The UART0 Data Block pins default to powered down and not operational. To use these pins, user

must first program VDD3P3V_PWDN.UR0DAT = 0 to power up the pins. For more details on the

VDD3P3V_PWDN.UR0DAT field, see Section 3.2, Power Considerations.

The UART0 Data Block features internal pullup resistors, which matches the UART inactive polarity.

This block of 2 pins consists of UART0 Flow Control, PWM0, and GPIO muxed pins. The

PINMUX1.UR0FCBK register field selects the pin functions in the UART0 Flow Control Block.

Table 3-29 summarizes the 2 pins in the UART0 Flow Control Block, the multiplexed function on each pin,

and the PINMUX configurations to select the corresponding function.

Table 3-29. UART0 Flow Control Block Muxed Pins Selection

MULTIPLEXED FUNCTIONS

SIGNAL

UART0

PWM0

GPIO

NAME

FUNCTION

SELECT

FUNCTION

SELECT

FUNCTION

SELECT

UCTS0/

UCTS0

–

GP[87]

UR0FCBK = 00/10

GP[87]

UR0FCBK = 01

URTS0/

PWM0/

URTS0

PWM0

UR0FCBK = 10

GP[88]

UR0FCBK = 00

GP[88]

Device Configurations

120

Submit Documentation Feedback

TNETV1644ZDU6 Datasheet(PDF) 120 Page - Texas Instruments

TNETV1644ZDU6 Datasheet(HTML) 120 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL