TNETV1644ZDU6 datasheet(124/306 Pages) TI1

124 / 306 page

3.7.3.10

Serial Port Block

TMS320DM6437

Digital Media Processor

SPRS345D – NOVEMBER 2006 – REVISED JUNE 2008

www.ti.com

This block of 12 pins consists of McASP0, McBSP0, McBSP1, and GPIO muxed pins. The following

• PINMUX1.SPBK0

• PINMUX1.SPBK1

The Serial Port Block is further subdivided into these sub-blocks:

• Serial Port Sub-Block 0: McBSP0, part of McASP0, GPIO.

• Serial Port Sub-Block 1: McBSP1, part of McASP0, GPIO.

Table 3-35 summarizes the 12 pins in the Serial Port Block, the multiplexed function on each pin, and the

PINMUX configurations to select the corresponding function.

Table 3-35. Serial Port Block Muxed Pins Selection

MULTIPLEXED FUNCTIONS

SIGNAL NAME

McASP0

McBSP0/1

GPIO

FUNCTION

SELECT

FUNCTION

SELECT

FUNCTION

SELECT

Serial Port Sub-block 0

ACLKR0/CLKX0/GP[99]

ACLKR0

CLKX0

GP[99]

AFSR0/DR0/GP[100]

AFSR0

DR0

GP[100]

AHCLKR0/CLKR0/GP[101]

AHCLKR0

CLKR0

GP[101]

SPBK0 = 10

SPBK0 = 01

SPBK0 = 00

AXR0[3]/FSR0/GP[102]

AXR0[3]

FSR0

GP[102]

AXR0[2]/FSX0/GP[103]

AXR0[2]

FSX0

GP[103]

AXR0[1]/DX0/GP[104]

AXR0[1]

DX0

GP[104]

Serial Port Sub-block 1

AXR0[0]/FSR1/GP[105]

AXR0[0]

SPBK1 = 10/11

FSR1

SPBK1 = 01

GP[105]

ACLKX0/CLKX1/GP[106]

SPBK1 =

ACLKX0

SPBK1 = 10

CLKX1

GP[106]

01/11

AFSX0/DX1/GP[107]

SPBK1 =

AFSX0

SPBK1 = 10

DX1

GP[107]

01/11

SPBK1 = 00

AHCLKX0/CLKR1/GP[108]

AHCLKX0

SPBK1 = 10/11

CLKR1

SPBK1 = 01

GP[108]

AMUTEIN0/FSX1/GP[109]

SPBK1 =

AMUTEIN0

SPBK1 = 10

FSX1

GP[109]

01/11

AMUTE0/DR1/GP[110]

AMUTE0

SPBK1 = 10/11

DR1

SPBK1 = 01

GP[110]

As discussed in Section 3.7.3.2, Peripherals Spanning Multiple Pin Mux Blocks, the McBSP0 pins span

across two Pin Mux Blocks: Serial Port Sub-Block0, and Timer0 Block. For proper McBSP0 operation, the

Serial Port Sub-Block0 must be programmed to select McBSP0 function. The McBSP0 CLKS0 pin in the

Timer0 Block is optional for McBSP0 operation. CLKS0 is only needed if you desire using CLKS0 as an

external clock source to the McBSP0 internal sample rate generator.

Similarly, as discussed in Section 3.7.3.2, Peripherals Spanning Multiple Pin Mux Blocks, the McBSP1

pins span across two Pin Mux Blocks: Serial Port Sub-Block1, and Timer0 Block. For proper McBSP1

operation, the Serial Port Sub-Block1 must be programmed to select McBSP1 function. The McBSP1

CLKS1 pin in the Timer0 Block is optional for McBSP1 operation. CLKS1 is only needed if you desire

using CLKS1 as an external clock source to the McBSP1 internal sample rate generator.

Table 3-36 and Table 3-37 provide a different view of the Serial Port Block. Table 3-36 shows the Serial

Port Sub-Block 0 function based on PINMUX1.SPBK0 setting. Table 3-37 shows the Serial Port Sub-Block

1 function based on PINMUX1.SPBK1 setting. These selection options are also shown pictorially in

Figure 3-11.

Device Configurations

124

Submit Documentation Feedback

TNETV1644ZDU6 Datasheet(PDF) 124 Page - Texas Instruments

TNETV1644ZDU6 Datasheet(HTML) 124 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL