TNETV1002IDZHK datasheet(67/102 Pages) TI1

67 / 102 page

Electrical Specifications

June 2001 -- Revised December 2002

SPRS180C

6.6.4 Parallel I/O Port Write Switching Characteristics

Table 6--11 assumes testing over recommended operating conditions with DSP_IOSTRB = 0 and

H = 0.5tc(CO) (see Figure 6--7).

Table 6--11. Parallel I/O Port Write Switching Characteristics†

PARAMETER

MIN

MAX

UNIT

td(CLKL-A)

Delay time, DSP_CLKOUT low to address valid

1.5

11.5

td(CLKH-ISTRBL)

Delay time, DSP_CLKOUT high to DSP_IOSTRB low

1.5

11.5

td(CLKH-D)IOW

Delay time, DSP_CLKOUT high to write data valid

1.5

11.5

td(CLKH-ISTRBH)

Delay time, DSP_CLKOUT high to DSP_IOSTRB high

1.5

11.5

td(CLKL-RWL)

Delay time, DSP_CLKOUT low to DSP_R/W low

1.5

11.5

td(CLKL-RWH)

Delay time, DSP_CLKOUT low to DSP_R/W high

1.5

11.5

th(A)IOW

Hold time, address valid after DSP_CLKOUT low

1.5

11.5

th(D)IOW

Hold time, write data after DSP_IOSTRB high

H--3

H+3

tsu(D)DSP_IOSTRBH Setup time, write data before DSP_IOSTRB high

H--3

H+3

tsu(A)DSP_IOSTRBL Setup time, address valid before DSP_IOSTRB low

H--3

H+3

† Address and DSP_IS timings are included in timings referenced as address.

DSP_IS

DSP_R/W

DSP_IOSTRB

DSP_D[15:0]

DSP_A[19:0]

DSP_CLKOUT

td(CLKH-ISTRBH)

th(A)IOW

th(D)IOW

td(CLKH-D)IOW

td(CLKH-ISTRBL)

td(CLKL-A)

td(CLKL-RWL)

td(CLKL-RWH)

tsu(A)DSP_IOSTRBL

tsu(D)DSP_IOSTRBH

Figure 6--7. Parallel I/O Port Write

TNETV1002IDZHK Datasheet(PDF) 67 Page - Texas Instruments

TNETV1002IDZHK Datasheet(HTML) 67 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL