910GL datasheet(154/426 Pages) INTEL

154 / 426 page

Host-PCI Express* Bridge Registers (D1:F0)

(Intel® 82915G/82915P/82915PL Only)

154

Datasheet

8.1.36

LCAP—Link Capabilities (D1:F0)

PCI Device:

Address Offset:

ACh

Default Value:

02012E01h

Access:

R/WO

Size:

16 bits

This register indicates PCI Express device specific capabilities.

Bit

Access &

Default

Description

31:24

02h

Port Number: This field indicates the PCI Express* port number for the given PCI

Express link. This field matches the value in Element Self Description [31:24].

23:18

Reserved

17:15

R/WO

010b

L1 Exit Latency: This field indicates the length of time this Port requires to

complete the transition from L1 to L0. The value 010 b indicates the range of 2 µs

to less than 4 µs. If this field is required to be any value other than the default,

BIOS must initialize it accordingly.

Both bytes of this register that contain a portion of this field must be written

simultaneously in order to prevent an intermediate (and undesired) value from

ever existing.

14:12

R/WO

010b

L0s Exit Latency: This field indicates the length of time this Port requires to

complete the transition from L0s to L0. The value 010 b indicates the range of 128

ns to less than 256 ns. If this field is required to be any value other than the

default, BIOS must initialize it accordingly.

Note: When PCI Express* is operating with separate reference clocks, L0s exit

latency may be greater than the setting in the L0s Exit Latency Register.

Expect longer exit latency then setting in L0s Exit Latency Register. The

link may enter Recovery state before reaching L0. System BIOS can

program the appropriate Exit Latency and advertised N_FTS value if it

detects that the downstream device is not using the common reference

clock (indicated in the Slot Clock Configuration bit 12 of the device’s Link

Status Register)

11:10

R/WO

11b

Active State Link PM Support: L0s & L1 entry supported.

9:4

10h

Max Link Width: Hardwired to indicate X16.

When Force X1 mode is enabled on this PCI Express* x16 Graphics Interface

device, this field reflects X1 (01h).

3:0

Max Link Speed: Hardwired to indicate 2.5 Gb/s.

910GL Datasheet(PDF) 154 Page - Intel Corporation

910GL Datasheet(HTML) 154 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL