910GL datasheet(152/426 Pages) INTEL

152 / 426 page

Host-PCI Express* Bridge Registers (D1:F0)

(Intel® 82915G/82915P/82915PL Only)

152

Datasheet

8.1.34

DCTL—Device Control (D1:F0)

PCI Device:

Address Offset:

A8h

Default Value:

0000h

Access:

R/W

Size:

16 bits

This register provides control for PCI Express device specific capabilities.

The error reporting enable bits are in reference to errors detected by this device, not error

messages received across the link. The reporting of error messages (ERR_CORR,

ERR_NONFATAL, ERR_FATAL) received by Root Port is controlled exclusively by Root Port

Command Register.

Bit

Access &

Default

Description

15:8

Reserved

7:5

R/W

000b

Max Payload Size

000 = 128B maximum supported payload for Transaction Layer Packets (TLP).

As a receiver, the device must handle TLPs as large as the set value; as

transmitter, the device must not generate TLPs exceeding the set value.

Note: All other encodings are reserved.

Reserved

R/W

Unsupported Request Reporting Enable:

0 = Disable.

1 = Enable. Unsupported Requests will be reported.

Note that reporting of error messages received by Root Port is controlled

exclusively by Root Control register.

R/W

Fatal Error Reporting Enable:

0 = Disable.

1 = Enable. Fatal errors will be reported. For a Root Port, the reporting of fatal

errors is internal to the root. No external ERR_FATAL message is

generated.

R/W

Non-Fatal Error Reporting Enable:

0 = Disable.

1 = Enable. Non-fatal errors will be reported. For a Root Port, the reporting of

non-fatal errors is internal to the root. No external ERR_NONFATAL

message is generated. Uncorrectable errors can result in degraded

performance.

R/W

Correctable Error Reporting Enable:

0 = Disable.

1 = Enable. Correctable errors will be reported. For a Root Port, the reporting of

correctable errors is internal to the root. No external ERR_CORR message

is generated.

910GL Datasheet(PDF) 152 Page - Intel Corporation

910GL Datasheet(HTML) 152 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL