910GL datasheet(158/426 Pages) INTEL

158 / 426 page

Host-PCI Express* Bridge Registers (D1:F0)

(Intel® 82915G/82915P/82915PL Only)

158

Datasheet

8.1.40

SLOTCTL—Slot Control (D1:F0)

PCI Device:

Address Offset:

B8h

Default Value:

01C0h

Access:

R/W

Size:

16 bits

PCI Express slot related registers allow for the support of Hot-Plug.

Bit

Access &

Default

Description

15:10

Reserved

9:8

R/W

01b

Power Indicator Control: Reads to this register return the current state of the

Power Indicator.

Writes to this register set the Power Indicator and cause the Port to send the

appropriate POWER_INDICATOR_* messages.

00 = Reserved

01 = On

10 = Blink

11 = Off

7:6

R/W

11b

Attention Indicator Control: Reads to this register return the current state of

the Attention Indicator.

Writes to this register set the Attention Indicator and cause the Port to send the

appropriate ATTENTION_INDICATOR_* messages.

00 = Reserved

01 = On

10 = Blink

11 = Off

R/W

Hot plug Interrupt Enable:

0 = Disable.

1 = Enables generation of hot plug interrupt on enabled hot plug events.

R/W

Command Completed Interrupt Enable:

0 = Disable.

1 = Enables the generation of hot plug interrupt when the Hot plug controller

completes a command.

R/W

Presence Detect Changed Enable:

0 = Disable.

1 = Enables the generation of hot plug interrupt or wake message on a

presence detect changed event.

2:1

Reserved

R/W

Attention Button Pressed Enable:

0 = Disable.

1 = Enables the generation of hot plug interrupt or wake message on an

attention button pressed event.

910GL Datasheet(PDF) 158 Page - Intel Corporation

910GL Datasheet(HTML) 158 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL