910GL datasheet(148/426 Pages) INTEL

148 / 426 page

Host-PCI Express* Bridge Registers (D1:F0)

(Intel® 82915G/82915P/82915PL Only)

148

Datasheet

8.1.28

MC—Message Control (D1:F0)

PCI Device:

Address Offset:

92h

Default Value:

0000h

Access:

RO, R/W

Size:

16 bits

System software can modify bits in this register, but the device is prohibited from doing so.

If the device writes the same message multiple times, only one of those messages is guaranteed to

be serviced. If all of them must be serviced, the device must not generate the same message again

until the driver services the earlier one.

Bit

Access &

Default

Description

15:8

Reserved

64-bit Address Capable: Hardwired to 0 to indicate that the function does not

implement the upper 32 bits of the Message Address register and is incapable of

generating a 64-bit memory address.

6:4

R/W

000b

Multiple Message Enable (MME): System software programs this field to

indicate the actual number of messages allocated to this device. This number will

be equal to or less than the number actually requested.

000 = 1 message allocated

001–111 = Reserved

3:1

000b

Multiple Message Capable (MMC): System software reads this field to

determine the number of messages being requested by this device.

000 = 1 message requested

001–111 = Reserved

R/W

MSI Enable (MSIEN) Controls the ability of this device to generate MSIs.

0 = MSI will not be generated.

1 = MSI will be generated when we receive PME or HotPlug messages. INTA will

not be generated and INTA Status (PCISTS1[3]) will not be set.

910GL Datasheet(PDF) 148 Page - Intel Corporation

910GL Datasheet(HTML) 148 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL