| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
MC68HC705MC4MP Datasheet(PDF) 112 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MC68HC705MC4MP Datasheet(HTML) 112 Page - Freescale Semiconductor, Inc |
|
112 / 180 page ![]() Pulse Width Modulator MC68HC705MC4 — Rev. 2.0 Pulse Width Modulator Figure 10-16. PWM Interlock Mechanisms Writing to the direct address will not activate the interlock mechanism with the control register. The new value will be updated at the end of the current PWM cycle if the update bit is clear. The new value will be updated immediately if the update bit is set. NOTE: In either case above (write to interlock or direct addresses), the additional interlock mechanism that interlocks channel A and channel B together may preempt the transfer of the new data to the active registers. See 10.7.2 Operation with the Same PWM Rates for more detail. PWMx-D PWMB-I PWMB-D PWMA-D PWMB-I PWMA-I CTL-B CTL-A PWMA-I CTL-A CTL-B CTL-A CTL-x CTL-B PWMA-I CTL-A = Interlocks satisfied; active registers will be updated at the end of the current X = Either channel A or channel B register PWMA-D RA = RB PWM cycle RA ≠ RB Freescale Semiconductor, Inc. For More Information On This Product, Go to: www.freescale.com |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |