ORSPI4 datasheet(184/263 Pages) LATTICE

No. de pieza	ORSPI4

Descripción Electrónicos	Dual SPI4 Interface and High-Speed SERDES FPSC

PDF	263 Pages

Scroll/Zoom	100%

Fabricante Electrónico	LATTICE [Lattice Semiconductor]

Página de inicio	http://www.latticesemi.com

Logo

184 / 263 page

Lattice Semiconductor

ORCA ORSPI4 Data Sheet

184

Figure 96. Status Channel Reference Points with Respect to Clock Edge (Edge Aligned Legacy Mode)

Table 64. Status Path Interface ORSPI4 Timing in Legacy Mode

Note: This table compares the OIF Speciﬁcation requirements vs. the ORSPI4 Speciﬁcation. There is no OIF Speciﬁcation for LVDS buffers.

ORSPI4 Timing in

Legacy Mode

Symbol

Description

Min

Max

Units

TDCLK/RDCLK frequency

450

MHz

TSCLK/RSCLK frequency

112.5

MHz

—

TSCLK/RSCLK duty cycle

tdia

Data invalid window with respect to clock edge

(Reference point C)

—

0.3

tdib

Data invalid window with respect to clock edge

(Reference point C)

—

0.45

tS*

Setup time for TSTAT with respect to TSCLK -

LVTTL Buffers (Reference point D)

0.5

—

Setup time for TSTAT with respect to TSCLK -

LVDS Buffers (Reference point D)

0.7

—

tH*

Hold time for TSTAT with respect to TSCLK -

LVTTL Buffers (Reference point D)

1.2

—

Hold time for TSTAT with respect to TSCLK -

LVDS Buffers (Reference point D)

1.0

—

RSCLK

RSTAT

(C)

Launch Edge

dia

dib

(D)

Capture Edge

TSCLK

TSTAT

ORSPI4 Datasheet(PDF) 184 Page - Lattice Semiconductor

ORSPI4 Datasheet(HTML) 184 Page - Lattice Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL